d72f5c9828
Add a failing test for maximum ranges of UD/D immediates.
2013-03-04 15:54:24 +00:00
330903ad81
Parse negative integers for imm32s, and don't exceed the IP count width field.
...
This fixes the while test.
2013-03-04 15:54:24 +00:00
d538dfc462
Fix the width of the IP count field expected by the while test.
2013-03-04 15:54:24 +00:00
892d6e7ed0
Fix copy'n'paste-o in lexing of the WHILE instruction.
2013-03-04 15:54:24 +00:00
56cdee41af
Initialize the structure used for setting up the ip src/dst in branches/jumps.
...
This fixes jmpi, if, and iff. The while test still fails to compile.
2013-03-04 15:54:24 +00:00
8828725dc9
Add tests for jmpi, if, iff, and while, revealing issues.
2013-03-04 15:54:24 +00:00
cc865f1bc0
Explain why rnde-intsrc is expected to fail.
2013-03-04 15:54:24 +00:00
78cb82a1e2
Add some masks in comments that will help with writing tests.
2013-03-04 15:54:24 +00:00
b6fe4bbe2e
Add configure.lineno to ignores.
2013-03-04 15:54:24 +00:00
863cd6a5b7
Add more unary operation tests.
2013-03-04 15:54:23 +00:00
e3cc73bec4
Start adding a test suite.
2013-03-04 15:54:23 +00:00
356ce76d44
Add a rule for the ELSE instruction.
...
Untested.
2013-03-04 15:54:23 +00:00
1e907c7aed
Add rules for branch and jump instructions.
...
Untested.
2013-03-04 15:54:23 +00:00
d77712994d
Add DO and ENDIF instructions.
2013-03-04 15:54:23 +00:00
74c81af3dd
Fix a compiler warning by defining struct {in,}direct_reg at the top level.
2013-03-04 15:54:23 +00:00
cc05ba1d9e
Fix gram.h creation, fixing dependencies and distcheck.
2013-03-04 15:54:23 +00:00
c8939edc28
Fix issues in the grammar that caused errors in bison.
2013-03-04 15:54:23 +00:00
9b40c3724a
Add autotools build system, and rearrange directory layout.
2013-03-04 15:54:23 +00:00
5fbc399062
Add input/output file command line arguments.
2013-03-04 15:54:23 +00:00
2d298742bf
Add support for register-indirect addressing in source operands.
2013-03-04 15:54:23 +00:00
3bcf6b29cd
Add support for register-indirect access in destination registers.
...
This is untested. Also, a few bits for source operand register-indirect access
sneak in with this commit.
2013-03-04 15:54:23 +00:00
2dac0a19a4
Add support for destination writemasks.
...
This involved changing dest operands to have their own structure like src
operands, as the destination writemask (which is align16-only) shares space
with register numbers in align1 mode.
2013-03-04 15:54:23 +00:00
de1a889fe3
Avoid shift/reduce conflict in predicate by making flagreg and subreg 1 token.
...
Thanks to keithp for pointing out where the conflict was.
2013-03-04 15:54:23 +00:00
0ed5d93cc2
Add support for predicate control.
...
This is untested on programs using predicate control, and also causes a
shift/reduce conflict.
2013-03-04 15:54:22 +00:00
6a88ada7e8
Add support for swizzle control on source operands.
...
This required restructuring to store source operands in a new structure rather
than being stored in instructions, as swizzle is align16-only and shares
storage with other fields for align1 mode.
These changes were not tested on real programs using swizzle.
2013-03-04 15:54:22 +00:00
2a0f135784
Add acc[01] as src operands.
2013-03-04 15:54:22 +00:00
edc82a045c
Comment cleanup and add missing semicolons after rules.
2013-03-04 15:54:22 +00:00
908f37d92d
Add support for more instruction options.
2013-03-04 15:54:22 +00:00
6db54d7465
Typo fix in comment.
2013-03-04 15:54:22 +00:00
1d7d04228e
Rename direct_gen_reg struct to direct_reg now that it fills more roles.
2013-03-04 15:54:22 +00:00
5297b2a7e8
Support src ARF operands in another place, and spell it arch instead of acc.
2013-03-04 15:54:22 +00:00
2c7876583e
Add support for more registers as source operands.
2013-03-04 15:54:22 +00:00
883408eab8
Add rules for more registers, and use some for destinations.
2013-03-04 15:54:22 +00:00
2cca382cd2
Rename the resulting binary to gen4asm instead of lextest.
2013-03-04 15:54:22 +00:00
c81a6084de
Add a negation that the initial disasm missed.
2013-03-04 15:54:22 +00:00
f914c6ace2
Add many more opcodes.
2013-03-04 15:54:22 +00:00
569990bf6b
Lex the register number with the register name.
...
This avoids the need for a start condition to prevent for example g1.8<0,1,0>UW
being lexed as GENREG NUMBER LANGLE etc. rather than
GENREG INTEGER DOT INTEGER LANGLE etc.
2013-03-04 15:54:22 +00:00
3d36079ae3
Add syntax for extended math send functions, and adjust packed_yuv_sf for it.
2013-03-04 15:54:22 +00:00
e865196a9d
Add a syntax for urb write messages.
2013-03-04 15:54:21 +00:00
5232981c88
Add some more generated files to ignore.
2013-03-04 15:54:21 +00:00
bf0b5ddbe7
Add packed yuv sf kernel from 2d driver.
2013-03-04 15:54:21 +00:00
43313946e7
Add syntax for translating the DP write send message.
2013-03-04 15:54:21 +00:00
16324215b2
Fix respecting of instruction options (misunderstood default action behavior).
2013-03-04 15:54:21 +00:00
56c4ccfc19
Fix up sampler send message translation and give it a near-usable syntax.
2013-03-04 15:54:21 +00:00
e609d6ba93
Zero out the initial header instoptions.
2013-03-04 15:54:21 +00:00
2093218bcd
There's no reason to provide typing or region on the null register.
2013-03-04 15:54:21 +00:00
56b50b6803
bzero instructions before filling in the bits we care about.
...
This avoids some set bits in padding fields.
2013-03-04 15:54:21 +00:00
7c330fbf3a
Fill in type of null register to match Mesa.
2013-03-04 15:54:21 +00:00
ac32bb09eb
This code was supposed to be null instead of acc0 (brw_disasm.c gave "a0").
2013-03-04 15:54:21 +00:00
a34d1e0d8c
Fix translation of message registers.
2013-03-04 15:54:21 +00:00
Eric Anholt