mirror of
https://github.com/tiagovignatti/intel-gpu-tools.git
synced 2025-06-08 08:26:10 +00:00
bzero instructions before filling in the bits we care about.
This avoids some set bits in padding fields.
This commit is contained in:
parent
7c330fbf3a
commit
56b50b6803
@ -142,6 +142,7 @@ unaryinstruction:
|
||||
predicate unaryop conditionalmodifier saturate execsize
|
||||
dst srcaccimm instoptions
|
||||
{
|
||||
bzero(&$$, sizeof($$));
|
||||
$$.header.opcode = $2;
|
||||
$$.header.destreg__conditionalmod = $3;
|
||||
$$.header.saturate = $4;
|
||||
@ -159,6 +160,7 @@ binaryinstruction:
|
||||
predicate binaryop conditionalmodifier saturate execsize
|
||||
dst src srcimm instoptions
|
||||
{
|
||||
bzero(&$$, sizeof($$));
|
||||
$$.header.opcode = $2;
|
||||
$$.header.destreg__conditionalmod = $3;
|
||||
$$.header.saturate = $4;
|
||||
@ -177,6 +179,7 @@ binaryaccinstruction:
|
||||
predicate binaryaccop conditionalmodifier saturate execsize
|
||||
dst srcacc srcimm instoptions
|
||||
{
|
||||
bzero(&$$, sizeof($$));
|
||||
$$.header.opcode = $2;
|
||||
$$.header.destreg__conditionalmod = $3;
|
||||
$$.header.saturate = $4;
|
||||
@ -197,6 +200,7 @@ triinstruction: sendinstruction
|
||||
sendinstruction: predicate SEND INTEGER execsize dst payload msgtarget
|
||||
MSGLEN INTEGER RETURNLEN INTEGER instoptions
|
||||
{
|
||||
bzero(&$$, sizeof($$));
|
||||
$$.header.opcode = BRW_OPCODE_SEND;
|
||||
$$.header.execution_size = $4;
|
||||
$$.header.destreg__conditionalmod = $3;
|
||||
@ -204,6 +208,7 @@ sendinstruction: predicate SEND INTEGER execsize dst payload msgtarget
|
||||
|
||||
specialinstruction: NOP
|
||||
{
|
||||
bzero(&$$, sizeof($$));
|
||||
$$.header.opcode = BRW_OPCODE_NOP;
|
||||
}
|
||||
|
||||
|
Loading…
x
Reference in New Issue
Block a user