mirror of
https://github.com/tiagovignatti/intel-gpu-tools.git
synced 2025-06-10 09:26:10 +00:00
intel-gpu-tools/debugging: add important debug regs
Cc: Chris Wilson <chris@chris-wilson.co.uk>
This commit is contained in:
parent
c82c1d6846
commit
e39b13d7e4
@ -359,6 +359,7 @@ SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
|
||||
#define THREE_D_INST_DISABLE 0x04
|
||||
#define STATE_VAR_UPDATE_DISABLE 0x02
|
||||
#define PAL_STIP_DISABLE 0x01
|
||||
#define GEN6_GLOBAL_DEBUG_ENABLE 0x10
|
||||
|
||||
|
||||
#define MEMMODE 0x20dc
|
||||
@ -3488,5 +3489,8 @@ typedef enum {
|
||||
#define TRANS_DP_HSYNC_ACTIVE_HIGH (1<<3)
|
||||
#define TRANS_DP_HSYNC_ACTIVE_LOW 0
|
||||
|
||||
/* Debug regs */
|
||||
#define GEN6_TD_CTL 0x7000 /* <= GEN5 was at 0x8000 */
|
||||
#define GEN6_TD_CTL_FORCE_TD_BKPT (1<<4)
|
||||
|
||||
#endif /* _I810_REG_H */
|
||||
|
@ -259,7 +259,10 @@
|
||||
#define GEN6_TS_STRG_VAL 0x7e04
|
||||
#define GEN6_TS_RDATA 0x7e08
|
||||
|
||||
/* TD_CTL on gen6 is 0x7000, to not break stuff which depends on this... */
|
||||
#ifndef GEN6_TD_CTL
|
||||
#define GEN6_TD_CTL 0x8000
|
||||
#endif
|
||||
#define GEN6_TD_CTL_MUX_SHIFT 8
|
||||
#define GEN6_TD_CTL_EXTERNAL_HALT_R0_DEBUG_MATCH (1 << 7)
|
||||
#define GEN6_TD_CTL_FORCE_EXTERNAL_HALT (1 << 6)
|
||||
@ -565,7 +568,10 @@
|
||||
#define GEN6_TS_STRG_VAL 0x7e04
|
||||
#define GEN6_TS_RDATA 0x7e08
|
||||
|
||||
#define GEN6_TD_CTL 0x8000
|
||||
/* TD_CTL on gen6 is 0x7000, to not break stuff which depends on this... */
|
||||
#ifndef GEN6_TD_CTL
|
||||
#define GEN6_TD_CTL 0x8000
|
||||
#endif
|
||||
#define GEN6_TD_CTL_MUX_SHIFT 8
|
||||
#define GEN6_TD_CTL_EXTERNAL_HALT_R0_DEBUG_MATCH (1 << 7)
|
||||
#define GEN6_TD_CTL_FORCE_EXTERNAL_HALT (1 << 6)
|
||||
|
Loading…
x
Reference in New Issue
Block a user