flywithu/ntel-gpu-tools
1
0
Fork 0
mirror of https://github.com/tiagovignatti/intel-gpu-tools.git synced 2025-06-11 09:56:22 +00:00
Code Issues Releases Wiki Activity

quick_dump: Add dpio read

Browse Source 
The sample usage is in reg_access.dpio_read(). We should add some
semantics to the text files to detect DPIO registers, and do the right
thing.

Cc: Jesse Barnes <jbarnes@virtuousgeek.org>
Signed-off-by: Ben Widawsky <ben@bwidawsk.net>
Reviewed-by: Jesse Barnes <jbarnes@virtuousgeek.org>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
This commit is contained in:
Ben Widawsky 2013-04-16 23:09:25 -07:00 committed by Daniel Vetter
parent a59b0ee5d4
commit 6f0d8b011e
3 changed files with 10 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
tools/quick_dump/Makefile.am
View File

@ -11,7 +11,8 @@ I915ChipsetPython_la_SOURCES = chipset_wrap_python.c intel_chipset.c \
$(top_srcdir)/lib/intel_drm.c \ $(top_srcdir)/lib/intel_drm.c \
$(top_srcdir)/lib/intel_pci.c \ $(top_srcdir)/lib/intel_pci.c \
$(top_srcdir)/lib/intel_reg_map.c \ $(top_srcdir)/lib/intel_reg_map.c \
$(top_srcdir)/lib/intel_mmio.c $(top_srcdir)/lib/intel_mmio.c \
$(top_srcdir)/lib/intel_dpio.c
chipset_wrap_python.c chipset.py: chipset.i chipset_wrap_python.c chipset.py: chipset.i
$(SWIG) $(AX_SWIG_PYTHON_OPT) -I/usr/include -I$(top_srcdir)/lib -o $@ $< $(SWIG) $(AX_SWIG_PYTHON_OPT) -I/usr/include -I$(top_srcdir)/lib -o $@ $<

2
tools/quick_dump/chipset.i
View File

@ -14,6 +14,7 @@ extern uint32_t intel_register_write(uint32_t reg, uint32_t val);
extern void intel_register_access_fini(); extern void intel_register_access_fini();
extern int intel_register_access_needs_wake(); extern int intel_register_access_needs_wake();
extern unsigned short pcidev_to_devid(struct pci_device *pci_dev); extern unsigned short pcidev_to_devid(struct pci_device *pci_dev);
extern uint32_t intel_dpio_reg_read(uint32_t reg);
%} %}
extern int is_sandybridge(unsigned short pciid); extern int is_sandybridge(unsigned short pciid);
@ -26,3 +27,4 @@ extern uint32_t intel_register_write(uint32_t reg, uint32_t val);
extern void intel_register_access_fini(); extern void intel_register_access_fini();
extern int intel_register_access_needs_wake(); extern int intel_register_access_needs_wake();
extern unsigned short pcidev_to_devid(struct pci_device *pci_dev); extern unsigned short pcidev_to_devid(struct pci_device *pci_dev);
extern uint32_t intel_dpio_reg_read(uint32_t reg);

6
tools/quick_dump/reg_access.py
View File

@ -27,6 +27,12 @@ def get_wake():
mt_forcewake_get() mt_forcewake_get()
vlv_forcewake_get() vlv_forcewake_get()
def dpio_read(reg):
reg = int(reg, 16)
val = chipset.intel_dpio_reg_read(reg)
return val
def init(): def init():
pci_dev = chipset.intel_get_pci_device() pci_dev = chipset.intel_get_pci_device()
ret = chipset.intel_register_access_init(pci_dev, 0) ret = chipset.intel_register_access_init(pci_dev, 0)