mirror of
https://github.com/tiagovignatti/intel-gpu-tools.git
synced 2025-06-20 22:36:24 +00:00
ebc918601e
This patch includes a patch from Jesse which removed a bunch of VLV registers which were useless in my original RFC. Cc: Jesse Barnes <jbarnes@virtuousgeek.org> Signed-off-by: Ben Widawsky <ben@bwidawsk.net>
85 lines
2.6 KiB
Plaintext
85 lines
2.6 KiB
Plaintext
('DPLLA_CRTL', '0x186014', '')
|
|
('DPLBA_CRTL', '0x186018', '')
|
|
('DPLLAMD_CRTL', '0x18601c', '')
|
|
('DPLBAMD_CRTL', '0x186020', '')
|
|
('RAWCLK_FREQ', '0x186024', '')
|
|
('D_STAT', '0x186104', '')
|
|
('DISPCLK_GATE_D', '0x186200', '')
|
|
('DPPSR_CGDIS', '0x186204', '')
|
|
('RAMCLK_GATE_D', '0x186210', '')
|
|
('CPU_VGACNTRL', '0x001c1000', '')
|
|
('HTOTAL_A', '0x001e0000', '')
|
|
('HBLANK_A', '0x001e0004', '')
|
|
('HSYNC_A', '0x001e0008', '')
|
|
('VTOTAL_A', '0x001e000c', '')
|
|
('VBLANK_A', '0x001e0010', '')
|
|
('VSYNC_A', '0x001e0014', '')
|
|
('PIPEASRC', '0x001e001c', '')
|
|
('VSYNCSHIFT_A', '0x001e0028', '')
|
|
('PIPEA_DATA_M1', '0x001e0030', '')
|
|
('PIPEA_DATA_N1', '0x001e0034', '')
|
|
('PIPEA_DATA_M2', '0x001e0038', '')
|
|
('PIPEA_DATA_N2', '0x001e003c', '')
|
|
('PIPEA_LINK_M1', '0x001e0040', '')
|
|
('PIPEA_LINK_N1', '0x001e0044', '')
|
|
('PIPEA_LINK_M2', '0x001e0048', '')
|
|
('PIPEA_LINK_N2', '0x001e004c', '')
|
|
('HTOTAL_B', '0x001e1000', '')
|
|
('HBLANK_B', '0x001e1004', '')
|
|
('HSYNC_B', '0x001e1008', '')
|
|
('VTOTAL_B', '0x001e100c', '')
|
|
('VBLANK_B', '0x001e1010', '')
|
|
('VSYNC_B', '0x001e1014', '')
|
|
('PIPEBSRC', '0x001e101c', '')
|
|
('VSYNCSHIFT_B', '0x001e1028', '')
|
|
('PIPEB_DATA_M1', '0x001e1030', '')
|
|
('PIPEB_DATA_N1', '0x001e1034', '')
|
|
('PIPEB_DATA_M2', '0x001e1038', '')
|
|
('PIPEB_DATA_N2', '0x001e103c', '')
|
|
('PIPEB_LINK_M1', '0x001e1040', '')
|
|
('PIPEB_LINK_N1', '0x001e1044', '')
|
|
('PIPEB_LINK_M2', '0x001e1048', '')
|
|
('PIPEB_LINK_N2', '0x001e104c', '')
|
|
('ADPA', '0x1e1100', '')
|
|
('PORT_HOTPLUG_EN', '0x1e1110', '')
|
|
('PORT_HOTPLUG_STAT', '0x1e1114', '')
|
|
('SDVO_HDMIB', '0x1e1140', '')
|
|
('SDVO_DP2', '0x1e1154', '')
|
|
('HDMIC', '0x1e1160', '')
|
|
('PORT_HOTPLUG_CTRL', '0x1e1164', '')
|
|
('DP_B', '0x1e4100', '')
|
|
('PIPEACONF', '0x001f0008', '')
|
|
('PIPEASTAT', '0x001f0024', '')
|
|
('DPINVGTT', '0x001f002c', '')
|
|
('DSPARB', '0x001f0030', '')
|
|
('FW1', '0x001f0034', '')
|
|
('FW2', '0x001f0038', '')
|
|
('FW3', '0x001f003c', '')
|
|
('FW4', '0x001f0070', '')
|
|
('FW5', '0x001f0074', '')
|
|
('FW6', '0x001f0078', '')
|
|
('FW7', '0x001f007c', '')
|
|
('DDL1', '0x001f0050', '')
|
|
('DDL2', '0x001f0052', '')
|
|
('DSPARB2', '0x001f0060', '')
|
|
('DSPHOWM', '0x001f0064', '')
|
|
('DSPHOWM1', '0x001f0068', '')
|
|
('DSPACNTR', '0x001f0180', '')
|
|
('DSPABASE', '0x001f0184', '')
|
|
('DSPASTRIDE', '0x001f0188', '')
|
|
('DSPASURF', '0x001f019c', '')
|
|
('DSPATILEOFF', '0x001f01a4', '')
|
|
('PIPEBCONF', '0x001f1008', '')
|
|
('PIPEBSTAT', '0x001f1024', '')
|
|
('DSPBCNTR', '0x001f1180', '')
|
|
('DSPBBASE', '0x001f1184', '')
|
|
('DSPBSTRIDE', '0x001f1188', '')
|
|
('DSPBSURF', '0x001f119c', '')
|
|
('DSPBTILEOFF', '0x001f11a4', '')
|
|
('PIPECCONF', '0x001f2008', '')
|
|
('DSPCCNTR', '0x001f2180', '')
|
|
('DSPCBASE', '0x001f2184', '')
|
|
('DSPCSTRIDE', '0x001f2188', '')
|
|
('DSPCSURF', '0x001f219c', '')
|
|
('DSPCTILEOFF', '0x001f21a4', '')
|