mirror of
https://github.com/tiagovignatti/intel-gpu-tools.git
synced 2025-06-21 14:56:18 +00:00
assembler: Remove struct dp_write_gen6 and struct use gen6_dp
We ended up with 2 structures that where exactly the same, so just use one, which happens to be the one Mesa has. Signed-off-by: Damien Lespiau <damien.lespiau@intel.com>
This commit is contained in:
parent
8fa561d4bb
commit
fe0bd3776e
@ -1500,19 +1500,6 @@ struct brw_instruction
|
|||||||
GLuint end_of_thread:1;
|
GLuint end_of_thread:1;
|
||||||
} dp_write_gen5;
|
} dp_write_gen5;
|
||||||
|
|
||||||
struct {
|
|
||||||
GLuint binding_table_index:8;
|
|
||||||
GLuint msg_control:5;
|
|
||||||
GLuint msg_type:4;
|
|
||||||
GLuint send_commit_msg:1;
|
|
||||||
GLuint pad0:1;
|
|
||||||
GLuint header_present:1;
|
|
||||||
GLuint response_length:5;
|
|
||||||
GLuint msg_length:4;
|
|
||||||
GLuint pad1:2;
|
|
||||||
GLuint end_of_thread:1;
|
|
||||||
} dp_write_gen6;
|
|
||||||
|
|
||||||
/**
|
/**
|
||||||
* Message for the Sandybridge Render Cache Data Port.
|
* Message for the Sandybridge Render Cache Data Port.
|
||||||
*
|
*
|
||||||
|
@ -1298,10 +1298,10 @@ msgtarget: NULL_TOKEN
|
|||||||
* message header
|
* message header
|
||||||
*/
|
*/
|
||||||
$$.bits3.generic_gen5.header_present = 1;
|
$$.bits3.generic_gen5.header_present = 1;
|
||||||
$$.bits3.dp_write_gen6.binding_table_index = $3;
|
$$.bits3.gen6_dp.binding_table_index = $3;
|
||||||
$$.bits3.dp_write_gen6.msg_control = $5;
|
$$.bits3.gen6_dp.msg_control = $5;
|
||||||
$$.bits3.dp_write_gen6.msg_type = $7;
|
$$.bits3.gen6_dp.msg_type = $7;
|
||||||
$$.bits3.dp_write_gen6.send_commit_msg = $9;
|
$$.bits3.gen6_dp.send_commit_msg = $9;
|
||||||
} else if (IS_GENx(5)) {
|
} else if (IS_GENx(5)) {
|
||||||
$$.bits2.send_gen5.sfid =
|
$$.bits2.send_gen5.sfid =
|
||||||
BRW_MESSAGE_TARGET_DATAPORT_WRITE;
|
BRW_MESSAGE_TARGET_DATAPORT_WRITE;
|
||||||
@ -1339,10 +1339,10 @@ msgtarget: NULL_TOKEN
|
|||||||
$$.bits2.send_gen5.sfid =
|
$$.bits2.send_gen5.sfid =
|
||||||
BRW_MESSAGE_TARGET_DP_RC;
|
BRW_MESSAGE_TARGET_DP_RC;
|
||||||
$$.bits3.generic_gen5.header_present = ($11 != 0);
|
$$.bits3.generic_gen5.header_present = ($11 != 0);
|
||||||
$$.bits3.dp_write_gen6.binding_table_index = $3;
|
$$.bits3.gen6_dp.binding_table_index = $3;
|
||||||
$$.bits3.dp_write_gen6.msg_control = $5;
|
$$.bits3.gen6_dp.msg_control = $5;
|
||||||
$$.bits3.dp_write_gen6.msg_type = $7;
|
$$.bits3.gen6_dp.msg_type = $7;
|
||||||
$$.bits3.dp_write_gen6.send_commit_msg = $9;
|
$$.bits3.gen6_dp.send_commit_msg = $9;
|
||||||
} else if (IS_GENx(5)) {
|
} else if (IS_GENx(5)) {
|
||||||
$$.bits2.send_gen5.sfid =
|
$$.bits2.send_gen5.sfid =
|
||||||
BRW_MESSAGE_TARGET_DATAPORT_WRITE;
|
BRW_MESSAGE_TARGET_DATAPORT_WRITE;
|
||||||
|
Loading…
x
Reference in New Issue
Block a user