flywithu/ntel-gpu-tools
1
0
Fork 0
mirror of https://github.com/tiagovignatti/intel-gpu-tools.git synced 2025-06-20 06:16:13 +00:00
Code Issues Releases Wiki Activity

tests/kms_psr_sink_crc: Make render visible to human eyes

Browse Source 
This will allow manual tests when crc isn't available.

v2: Remove unused and non-sense buf->size and decrease buf->stride a bit as suggested by Daniel.

v3: Fix v2 mistake and get buf->size back with a value that makes more sense.
    TBD: to be changed for variable size depending on modified fb size on following patch

Cc: Daniel Vetter <daniel.vetter@ffwll.ch>
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
This commit is contained in:
Rodrigo Vivi 2014-12-05 19:45:37 -05:00
parent 3cb21246c1
commit f20690d864
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
tests/kms_psr_sink_crc.c
View File

@ -139,7 +139,7 @@ static void scratch_buf_init(struct igt_buf *buf, drm_intel_bo *bo)
buf->bo = bo;
buf->stride = 4096;
buf->tiling = I915_TILING_X;
buf->size = 4096;
buf->size = 64 * 4096;
}
static void fill_render(data_t *data, uint32_t handle, unsigned char color)
@ -155,7 +155,7 @@ static void fill_render(data_t *data, uint32_t handle, unsigned char color)
dst = gem_handle_to_libdrm_bo(data->bufmgr, data->drm_fd, "", handle);
igt_assert(dst);
src = drm_intel_bo_alloc(data->bufmgr, "", 4096, 4096);
src = drm_intel_bo_alloc(data->bufmgr, "", 64 * 4096, 4096);
igt_assert(src);
gem_write(data->drm_fd, src->handle, 0, buf, 4);
@ -167,7 +167,7 @@ static void fill_render(data_t *data, uint32_t handle, unsigned char color)
igt_assert(batch);
rendercopy(batch, NULL,
&src_buf, 0, 0, 1, 1,
&src_buf, 0, 0, 0xff, 0xff,
&dst_buf, 0, 0);
intel_batchbuffer_free(batch);