flywithu/ntel-gpu-tools
1
0
Fork 0
mirror of https://github.com/tiagovignatti/intel-gpu-tools.git synced 2025-06-12 02:16:17 +00:00
Code Issues Releases Wiki Activity

igt/gem_exec_store: Exercise write ordering

Browse Source 
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
This commit is contained in:
Chris Wilson 2016-03-29 10:53:37 +01:00
parent 41a26b5152
commit e56de3c900
1 changed files with 119 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

119
tests/gem_exec_store.c
View File

@ -30,6 +30,11 @@
#include "igt.h" #include "igt.h"
#include "igt_gt.h" #include "igt_gt.h"
#define LOCAL_I915_EXEC_BSD_SHIFT (13)
#define LOCAL_I915_EXEC_BSD_MASK (3 << LOCAL_I915_EXEC_BSD_SHIFT)
#define ENGINE_MASK (I915_EXEC_RING_MASK | LOCAL_I915_EXEC_BSD_MASK)
static void store_dword(int fd, unsigned ring) static void store_dword(int fd, unsigned ring)
{ {
const int gen = intel_gen(intel_get_drm_devid(fd)); const int gen = intel_gen(intel_get_drm_devid(fd));
@ -88,6 +93,117 @@ static void store_dword(int fd, unsigned ring)
igt_assert_eq(*batch, 0xc0ffee); igt_assert_eq(*batch, 0xc0ffee);
} }
static void store_all(int fd)
{
const int gen = intel_gen(intel_get_drm_devid(fd));
struct drm_i915_gem_exec_object2 obj[2];
struct drm_i915_gem_relocation_entry reloc[32];
struct drm_i915_gem_execbuffer2 execbuf;
unsigned engines[16], permuted[16];
uint32_t batch[16];
uint64_t offset;
unsigned engine, nengine;
int value;
int i, j;
memset(&execbuf, 0, sizeof(execbuf));
execbuf.buffers_ptr = (uintptr_t)obj;
execbuf.buffer_count = 2;
if (gen < 6)
execbuf.flags |= I915_EXEC_SECURE;
memset(reloc, 0, sizeof(reloc));
memset(obj, 0, sizeof(obj));
obj[0].handle = gem_create(fd, 4096);
obj[1].handle = gem_create(fd, 4096);
obj[1].relocation_count = 1;
offset = sizeof(uint32_t);
i = 0;
batch[i] = MI_STORE_DWORD_IMM | (gen < 6 ? 1 << 22 : 0);
if (gen >= 8) {
batch[++i] = 0;
batch[++i] = 0;
} else if (gen >= 4) {
batch[++i] = 0;
batch[++i] = 0;
offset += sizeof(uint32_t);
} else {
batch[i]--;
batch[++i] = 0;
}
batch[value = ++i] = 0xc0ffee;
batch[++i] = MI_BATCH_BUFFER_END;
nengine = 0;
for_each_engine(fd, engine) {
if (gen == 6 && (engine & ~(3<<13)) == I915_EXEC_BSD)
continue;
igt_assert(2*(nengine+1)*sizeof(batch) <= 4096);
execbuf.flags &= ~ENGINE_MASK;
execbuf.flags |= engine;
j = 2*nengine;
reloc[j].target_handle = obj[0].handle;
reloc[j].presumed_offset = ~0;
reloc[j].offset = j*sizeof(batch) + offset;
reloc[j].delta = nengine*sizeof(uint32_t);
reloc[j].read_domains = I915_GEM_DOMAIN_INSTRUCTION;
reloc[j].write_domain = I915_GEM_DOMAIN_INSTRUCTION;
obj[1].relocs_ptr = (uintptr_t)&reloc[j];
batch[value] = 0xdeadbeef;
gem_write(fd, obj[1].handle, j*sizeof(batch),
batch, sizeof(batch));
execbuf.batch_start_offset = j*sizeof(batch);
gem_execbuf(fd, &execbuf);
j = 2*nengine + 1;
reloc[j].target_handle = obj[0].handle;
reloc[j].presumed_offset = ~0;
reloc[j].offset = j*sizeof(batch) + offset;
reloc[j].delta = nengine*sizeof(uint32_t);
reloc[j].read_domains = I915_GEM_DOMAIN_INSTRUCTION;
reloc[j].write_domain = I915_GEM_DOMAIN_INSTRUCTION;
obj[1].relocs_ptr = (uintptr_t)&reloc[j];
batch[value] = nengine;
gem_write(fd, obj[1].handle, j*sizeof(batch),
batch, sizeof(batch));
execbuf.batch_start_offset = j*sizeof(batch);
gem_execbuf(fd, &execbuf);
engines[nengine++] = engine;
}
gem_sync(fd, obj[1].handle);
for (i = 0; i < nengine; i++) {
obj[1].relocs_ptr = (uintptr_t)&reloc[2*i];
execbuf.batch_start_offset = 2*i*sizeof(batch);
memcpy(permuted, engines, nengine*sizeof(engines[0]));
igt_permute_array(permuted, nengine, igt_exchange_int);
for (j = 0; j < nengine; j++) {
execbuf.flags &= ~ENGINE_MASK;
execbuf.flags |= permuted[j];
gem_execbuf(fd, &execbuf);
}
obj[1].relocs_ptr = (uintptr_t)&reloc[2*i+1];
execbuf.batch_start_offset = (2*i+1)*sizeof(batch);
execbuf.flags &= ~ENGINE_MASK;
execbuf.flags |= engines[i];
gem_execbuf(fd, &execbuf);
}
gem_close(fd, obj[1].handle);
gem_read(fd, obj[0].handle, 0, engines, sizeof(engines));
gem_close(fd, obj[0].handle);
for (i = 0; i < nengine; i++)
igt_assert_eq_u32(engines[i], i);
}
igt_main igt_main
{ {
const struct intel_execution_engine *e; const struct intel_execution_engine *e;
@ -102,6 +218,9 @@ igt_main
igt_subtest_f("basic-%s", e->name) igt_subtest_f("basic-%s", e->name)
store_dword(fd, e->exec_id | e->flags); store_dword(fd, e->exec_id | e->flags);
igt_subtest("basic-all")
store_all(fd);
igt_stop_hang_detector(); igt_stop_hang_detector();
igt_fixture igt_fixture