flywithu/ntel-gpu-tools
1
0
Fork 0
mirror of https://github.com/tiagovignatti/intel-gpu-tools.git synced 2025-06-11 01:46:14 +00:00
Code Issues Releases Wiki Activity

rendercopy/skl: update instruction length

Browse Source 
This is ported from that on BDW.

v2: Only bump the prefix when we need to program the instruction
differently with the previous generations.

Reviewed-by: Damien Lespiau <damien.lespiau@intel.com>
Signed-off-by: Zhao Yakui <yakui.zhao@intel.com>
Signed-off-by: Ben Widawsky <benjamin.widawsky@intel.com>
Signed-off-by: Damien Lespiau <damien.lespiau@intel.com>
This commit is contained in:
Zhao Yakui 2014-01-22 09:37:21 +08:00 committed by Damien Lespiau
parent f04bf00c0d
commit e539e91cf5
1 changed files with 61 additions and 28 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

89
lib/rendercopy_gen9.c
View File

@ -490,8 +490,9 @@ gen6_create_scissor_rect(struct intel_batchbuffer *batch)
}
static void
gen6_emit_sip(struct intel_batchbuffer *batch) {
OUT_BATCH(GEN6_STATE_SIP | 0);
gen8_emit_sip(struct intel_batchbuffer *batch) {
OUT_BATCH(GEN6_STATE_SIP | (3 - 2));
OUT_BATCH(0);
OUT_BATCH(0);
}
@ -575,9 +576,7 @@ gen8_emit_cc(struct intel_batchbuffer *batch) {
static void
gen8_emit_multisample(struct intel_batchbuffer *batch) {
OUT_BATCH(GEN8_3DSTATE_MULTISAMPLE | 2);
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(GEN8_3DSTATE_MULTISAMPLE | 0);
OUT_BATCH(0);
OUT_BATCH(GEN6_3DSTATE_SAMPLE_MASK);
@ -585,14 +584,18 @@ gen8_emit_multisample(struct intel_batchbuffer *batch) {
}
static void
gen7_emit_vs(struct intel_batchbuffer *batch) {
gen8_emit_vs(struct intel_batchbuffer *batch) {
OUT_BATCH(GEN7_3DSTATE_BINDING_TABLE_POINTERS_VS);
OUT_BATCH(0);
OUT_BATCH(GEN7_3DSTATE_SAMPLER_STATE_POINTERS_VS);
OUT_BATCH(0);
OUT_BATCH(GEN6_3DSTATE_CONSTANT_VS | (7-2));
OUT_BATCH(GEN6_3DSTATE_CONSTANT_VS | (11-2));
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
@ -600,7 +603,10 @@ gen7_emit_vs(struct intel_batchbuffer *batch) {
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(GEN6_3DSTATE_VS | (6-2));
OUT_BATCH(GEN6_3DSTATE_VS | (9-2));
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
@ -609,8 +615,12 @@ gen7_emit_vs(struct intel_batchbuffer *batch) {
}
static void
gen7_emit_hs(struct intel_batchbuffer *batch) {
OUT_BATCH(GEN7_3DSTATE_CONSTANT_HS | (7-2));
gen8_emit_hs(struct intel_batchbuffer *batch) {
OUT_BATCH(GEN7_3DSTATE_CONSTANT_HS | (11-2));
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
@ -618,7 +628,9 @@ gen7_emit_hs(struct intel_batchbuffer *batch) {
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(GEN7_3DSTATE_HS | (7-2));
OUT_BATCH(GEN7_3DSTATE_HS | (9-2));
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
@ -634,8 +646,12 @@ gen7_emit_hs(struct intel_batchbuffer *batch) {
}
static void
gen7_emit_gs(struct intel_batchbuffer *batch) {
OUT_BATCH(GEN7_3DSTATE_CONSTANT_GS | (7-2));
gen8_emit_gs(struct intel_batchbuffer *batch) {
OUT_BATCH(GEN7_3DSTATE_CONSTANT_GS | (11-2));
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
@ -643,7 +659,10 @@ gen7_emit_gs(struct intel_batchbuffer *batch) {
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(GEN7_3DSTATE_GS | (7-2));
OUT_BATCH(GEN7_3DSTATE_GS | (10-2));
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
@ -659,8 +678,12 @@ gen7_emit_gs(struct intel_batchbuffer *batch) {
}
static void
gen7_emit_ds(struct intel_batchbuffer *batch) {
OUT_BATCH(GEN7_3DSTATE_CONSTANT_DS | (7-2));
gen8_emit_ds(struct intel_batchbuffer *batch) {
OUT_BATCH(GEN7_3DSTATE_CONSTANT_DS | (11-2));
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
@ -668,7 +691,10 @@ gen7_emit_ds(struct intel_batchbuffer *batch) {
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(GEN7_3DSTATE_DS | (6-2));
OUT_BATCH(GEN7_3DSTATE_DS | (9-2));
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
@ -683,15 +709,15 @@ gen7_emit_ds(struct intel_batchbuffer *batch) {
}
static void
gen7_emit_null_state(struct intel_batchbuffer *batch) {
gen7_emit_hs(batch);
gen8_emit_null_state(struct intel_batchbuffer *batch) {
gen8_emit_hs(batch);
OUT_BATCH(GEN7_3DSTATE_TE | (4-2));
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
gen7_emit_gs(batch);
gen7_emit_ds(batch);
gen7_emit_vs(batch);
gen8_emit_gs(batch);
gen8_emit_ds(batch);
gen8_emit_vs(batch);
}
static void
@ -782,7 +808,8 @@ gen8_emit_ps(struct intel_batchbuffer *batch, uint32_t kernel) {
static void
gen8_emit_depth(struct intel_batchbuffer *batch) {
OUT_BATCH(GEN7_3DSTATE_DEPTH_BUFFER | (7-2));
OUT_BATCH(GEN7_3DSTATE_DEPTH_BUFFER | (8-2));
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
@ -790,11 +817,15 @@ gen8_emit_depth(struct intel_batchbuffer *batch) {
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(GEN7_3DSTATE_HIER_DEPTH_BUFFER | (3-2));
OUT_BATCH(GEN7_3DSTATE_HIER_DEPTH_BUFFER | (5-2));
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(GEN7_3DSTATE_STENCIL_BUFFER | (3-2));
OUT_BATCH(GEN7_3DSTATE_STENCIL_BUFFER | (5-2));
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
}
@ -913,7 +944,7 @@ void gen9_render_copyfunc(struct intel_batchbuffer *batch,
* order */
OUT_BATCH(GEN6_PIPELINE_SELECT | PIPELINE_SELECT_3D);
gen6_emit_sip(batch);
gen8_emit_sip(batch);
gen7_emit_push_constants(batch);
@ -930,9 +961,11 @@ void gen9_render_copyfunc(struct intel_batchbuffer *batch,
gen8_emit_multisample(batch);
gen7_emit_null_state(batch);
gen8_emit_null_state(batch);
OUT_BATCH(GEN7_3DSTATE_STREAMOUT | 1);
OUT_BATCH(GEN7_3DSTATE_STREAMOUT | (5 - 2));
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);
OUT_BATCH(0);