flywithu/ntel-gpu-tools
1
0
Fork 0
mirror of https://github.com/tiagovignatti/intel-gpu-tools.git synced 2025-06-21 14:56:18 +00:00
Code Issues Releases Wiki Activity

Supporting addc instruction

Browse Source 
The addc instruction performs component-wise addition of
src0 and src1 and stores the results in dst;
it also stores the carry into acc.
This commit is contained in:
Homer Hsing 2012-09-14 08:20:13 +08:00 committed by Damien Lespiau
parent 8ca55688ea
commit c3f1e0a732
3 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
assembler/src/brw_defines.h
View File

@ -599,6 +599,7 @@
#define BRW_OPCODE_MAC 72 #define BRW_OPCODE_MAC 72
#define BRW_OPCODE_MACH 73 #define BRW_OPCODE_MACH 73
#define BRW_OPCODE_LZD 74 #define BRW_OPCODE_LZD 74
#define BRW_OPCODE_ADDC 78
#define BRW_OPCODE_SAD2 80 #define BRW_OPCODE_SAD2 80
#define BRW_OPCODE_SADA2 81 #define BRW_OPCODE_SADA2 81
#define BRW_OPCODE_DP4 84 #define BRW_OPCODE_DP4 84

2
assembler/src/gram.y
View File

@ -115,6 +115,7 @@ void set_direct_src_operand(struct src_operand *src, struct direct_reg *reg,
%token <integer> MOV FRC RNDU RNDD RNDE RNDZ NOT LZD %token <integer> MOV FRC RNDU RNDD RNDE RNDZ NOT LZD
%token <integer> MUL MAC MACH LINE SAD2 SADA2 DP4 DPH DP3 DP2 %token <integer> MUL MAC MACH LINE SAD2 SADA2 DP4 DPH DP3 DP2
%token <integer> AVG ADD SEL AND OR XOR SHR SHL ASR CMP CMPN PLN %token <integer> AVG ADD SEL AND OR XOR SHR SHL ASR CMP CMPN PLN
%token <integer> ADDC
%token <integer> SEND NOP JMPI IF IFF WHILE ELSE BREAK CONT HALT MSAVE %token <integer> SEND NOP JMPI IF IFF WHILE ELSE BREAK CONT HALT MSAVE
%token <integer> PUSH MREST POP WAIT DO ENDIF ILLEGAL %token <integer> PUSH MREST POP WAIT DO ENDIF ILLEGAL
%token <integer> MATH_INST %token <integer> MATH_INST
@ -491,6 +492,7 @@ binaryaccinstruction:
; ;
binaryaccop: AVG | ADD | SEL | AND | OR | XOR | SHR | SHL | ASR | CMP | CMPN | PLN binaryaccop: AVG | ADD | SEL | AND | OR | XOR | SHR | SHL | ASR | CMP | CMPN | PLN
| ADDC
; ;
trinaryop: MAD | LRP | BFE | BFI2 trinaryop: MAD | LRP | BFE | BFI2

1
assembler/src/lex.l
View File

@ -100,6 +100,7 @@ yylval.integer = BRW_CHANNEL_W;
"avg" { yylval.integer = BRW_OPCODE_AVG; return AVG; } "avg" { yylval.integer = BRW_OPCODE_AVG; return AVG; }
"add" { yylval.integer = BRW_OPCODE_ADD; return ADD; } "add" { yylval.integer = BRW_OPCODE_ADD; return ADD; }
"addc" { yylval.integer = BRW_OPCODE_ADDC; return ADDC; }
"sel" { yylval.integer = BRW_OPCODE_SEL; return SEL; } "sel" { yylval.integer = BRW_OPCODE_SEL; return SEL; }
"and" { yylval.integer = BRW_OPCODE_AND; return AND; } "and" { yylval.integer = BRW_OPCODE_AND; return AND; }
"or" { yylval.integer = BRW_OPCODE_OR; return OR; } "or" { yylval.integer = BRW_OPCODE_OR; return OR; }