mirror of
https://github.com/tiagovignatti/intel-gpu-tools.git
synced 2025-06-20 06:16:13 +00:00
decode: Use the correct start mask for gen3 fence registers
A cut'n'paste error from gen2 apparently. Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
This commit is contained in:
parent
d364c28089
commit
bf6c480d6d
@ -244,7 +244,7 @@ print_i915_fence(unsigned int devid, uint64_t fence)
|
|||||||
fence & 1 ? "" : "in",
|
fence & 1 ? "" : "in",
|
||||||
fence & 12 ? 'y' : 'x',
|
fence & 12 ? 'y' : 'x',
|
||||||
(1<<((fence>>4)&0xf))*tile_width,
|
(1<<((fence>>4)&0xf))*tile_width,
|
||||||
(uint32_t)fence & 0x7f80000,
|
(uint32_t)fence & 0xff00000,
|
||||||
1<<(20 + ((fence>>8)&0xf)));
|
1<<(20 + ((fence>>8)&0xf)));
|
||||||
}
|
}
|
||||||
|
|
||||||
|
Loading…
x
Reference in New Issue
Block a user