flywithu/ntel-gpu-tools
1
0
Fork 0
mirror of https://github.com/tiagovignatti/intel-gpu-tools.git synced 2025-07-23 09:56:02 +00:00
Code Issues Releases Wiki Activity

assembler/bdw: Check & Refinement Engine message

Browse Source 
Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
Signed-off-by: Ben Widawsky <ben@bwidawsk.net>
This commit is contained in:
Xiang, Haihao 2013-02-22 11:14:11 +08:00 committed by Ben Widawsky
parent b6a33bdcce
commit bf05bd5531
2 changed files with 22 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
assembler/gen8_instruction.h
View File

@ -216,6 +216,14 @@ F(vme_message_type, 110, 109)
F(vme_binding_table_index, 103, 96)
/** @} */
/**
* Check & Refinement Engine message function control bits:
* @ {
*/
F(cre_message_type, 110, 109)
F(cre_binding_table_index, 103, 96)
/** @} */
#undef F
/**

21
assembler/gram.y
View File

@ -1796,15 +1796,22 @@ msgtarget: NULL_TOKEN
}
| CRE LPAREN INTEGER COMMA INTEGER RPAREN
{
if (gen_level < 75)
error (&@1, "Below Gen7.5 doesn't have CRE function\n");
if (IS_GENp(8)) {
gen8_set_sfid(GEN8(&$$), HSW_SFID_CRE);
gen8_set_header_present(GEN8(&$$), 1); /* Must be 1 */
gen8_set_cre_binding_table_index(GEN8(&$$), $3);
gen8_set_cre_message_type(GEN8(&$$), $5);
} else {
if (gen_level < 75)
error (&@1, "Below Gen7.5 doesn't have CRE function\n");
GEN(&$$)->bits3.generic.msg_target = HSW_SFID_CRE;
GEN(&$$)->bits3.generic.msg_target = HSW_SFID_CRE;
GEN(&$$)->bits2.send_gen5.sfid = HSW_SFID_CRE;
GEN(&$$)->bits3.cre_gen75.binding_table_index = $3;
GEN(&$$)->bits3.cre_gen75.message_type = $5;
GEN(&$$)->bits3.generic_gen5.header_present = 1;
GEN(&$$)->bits2.send_gen5.sfid = HSW_SFID_CRE;
GEN(&$$)->bits3.cre_gen75.binding_table_index = $3;
GEN(&$$)->bits3.cre_gen75.message_type = $5;
GEN(&$$)->bits3.generic_gen5.header_present = 1;
}
}
| DATA_PORT LPAREN INTEGER COMMA INTEGER COMMA INTEGER COMMA