flywithu/ntel-gpu-tools
1
0
Fork 0
mirror of https://github.com/tiagovignatti/intel-gpu-tools.git synced 2025-06-20 14:26:17 +00:00
Code Issues Releases Wiki Activity

lib: Add MI_LOAD_REGISTER_IMM

Browse Source 
Signed-off-by: Mika Kuoppala <mika.kuoppala@intel.com>
This commit is contained in:
Mika Kuoppala 2014-08-01 21:19:55 +03:00 committed by Mika Kuoppala
parent c5ad1c3295
commit b77145dd48
4 changed files with 4 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
lib/intel_reg.h
View File

@ -2545,6 +2545,7 @@ SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
#define MI_WAIT_FOR_PIPEA_SCAN_LINE_WINDOW (1<<1)
#define MI_LOAD_SCAN_LINES_INCL (0x12<<23)
#define MI_LOAD_REGISTER_IMM ((0x22 << 23) | 1)
/* Flush */
#define MI_FLUSH (0x04<<23)

1
tests/gem_exec_parse.c
View File

@ -187,7 +187,6 @@ int fd;
#define MI_ARB_ON_OFF (0x8 << 23)
#define MI_DISPLAY_FLIP ((0x14 << 23) | 1)
#define MI_LOAD_REGISTER_IMM ((0x22 << 23) | 1)
#define GFX_OP_PIPE_CONTROL ((0x3<<29)|(0x3<<27)|(0x2<<24)|2)
#define PIPE_CONTROL_QW_WRITE (1<<14)

4
tests/gem_non_secure_batch.c
View File

@ -52,8 +52,6 @@ struct intel_batchbuffer *batch;
* should fail if the non-secure handling works correctly.
*/
#define MI_LOAD_REGISTER_IMM (0x22<<23)
static int num_rings = 1;
static void
@ -67,7 +65,7 @@ mi_lri_loop(void)
int ring = random() % num_rings + 1;
BEGIN_BATCH(4, 0);
OUT_BATCH(MI_LOAD_REGISTER_IMM | 1);
OUT_BATCH(MI_LOAD_REGISTER_IMM);
OUT_BATCH(0x203c); /* RENDER RING CTL */
OUT_BATCH(0); /* try to stop the ring */
OUT_BATCH(MI_NOOP);

5
tests/gen7_forcewake_mt.c
View File

@ -120,7 +120,6 @@ static void *thread(void *arg)
return NULL;
}
#define MI_LOAD_REGISTER_IMM (0x22<<23)
#define MI_STORE_REGISTER_MEM (0x24<<23)
igt_simple_main
@ -145,13 +144,13 @@ igt_simple_main
struct drm_i915_gem_exec_object2 exec[2];
struct drm_i915_gem_relocation_entry reloc[2];
uint32_t b[] = {
MI_LOAD_REGISTER_IMM | 1,
MI_LOAD_REGISTER_IMM,
FORCEWAKE_MT,
2 << 16 | 2,
MI_STORE_REGISTER_MEM | 1,
FORCEWAKE_MT,
0, // to be patched
MI_LOAD_REGISTER_IMM | 1,
MI_LOAD_REGISTER_IMM,
FORCEWAKE_MT,
2 << 16,
MI_STORE_REGISTER_MEM | 1,