flywithu/ntel-gpu-tools
1
0
Fork 0
mirror of https://github.com/tiagovignatti/intel-gpu-tools.git synced 2025-06-10 17:36:11 +00:00
Code Issues Releases Wiki Activity

tests: adapt storedw tests to ppgtt

Browse Source 
MI_MEM_VIRTUAL actually means use global gtt now, not setting the bit
means use ppgtt. On previous gens, not setting the bits ment 'use
physical memory'. So what, the usual confusion.

Note that for some odd reasong this is broken on gen6, but only on the
bsd ring. Unexpected.

Signed-Off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
This commit is contained in:
Daniel Vetter 2012-03-22 13:47:57 +01:00
parent 9e531888ed
commit afbdc7af8d
6 changed files with 58 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
lib/drmtest.c
View File

@ -57,6 +57,20 @@ is_intel(int fd)
return IS_INTEL(devid);
}
bool gem_uses_aliasing_ppgtt(int fd)
{
struct drm_i915_getparam gp;
int val;
gp.param = 18; /* HAS_ALIASING_PPGTT */
gp.value = &val;
if (ioctl(fd, DRM_IOCTL_I915_GETPARAM, &gp, sizeof(gp)))
return 0;
return val;
}
/* Ensure the gpu is idle by launching a nop execbuf and stalling for it. */
void gem_quiescent_gpu(int fd)
{

4
lib/drmtest.h
View File

@ -30,6 +30,7 @@
#include <unistd.h>
#include <assert.h>
#include <errno.h>
#include <stdbool.h>
#include "xf86drm.h"
#include "intel_batchbuffer.h"
@ -53,6 +54,9 @@ uint64_t gem_aperture_size(int fd);
uint64_t gem_mappable_aperture_size(void);
int gem_madvise(int fd, uint32_t handle, int state);
/* feature test helpers */
bool gem_uses_aliasing_ppgtt(int fd);
/* generally useful helpers */
void drmtest_fork_signal_helper(void);
void drmtest_stop_signal_helper(void);

7
tests/gem_storedw_batches_loop.c
View File

@ -44,6 +44,7 @@
static drm_intel_bufmgr *bufmgr;
static drm_intel_bo *target_bo;
static int has_ppgtt = 0;
/* Like the store dword test, but we create new command buffers each time */
static void
@ -53,7 +54,9 @@ store_dword_loop(void)
uint32_t *buf;
drm_intel_bo *cmd_bo;
cmd = MI_STORE_DWORD_IMM | MI_MEM_VIRTUAL;
cmd = MI_STORE_DWORD_IMM;
if (!has_ppgtt)
cmd |= MI_MEM_VIRTUAL;
for (i = 0; i < 0x80000; i++) {
cmd_bo = drm_intel_bo_alloc(bufmgr, "cmd bo", 4096, 4096);
@ -136,6 +139,8 @@ int main(int argc, char **argv)
fd = drm_open_any();
devid = intel_get_drm_devid(fd);
has_ppgtt = gem_uses_aliasing_ppgtt(fd);
if (IS_GEN2(devid) || IS_GEN3(devid) || IS_GEN4(devid) || IS_GEN5(devid)) {
fprintf(stderr, "MI_STORE_DATA can only use GTT address on gen4+/g33 and"

14
tests/gem_storedw_loop_blt.c
View File

@ -45,6 +45,7 @@
static drm_intel_bufmgr *bufmgr;
struct intel_batchbuffer *batch;
static drm_intel_bo *target_buffer;
static int has_ppgtt = 0;
/*
* Testcase: Basic blitter MI check using MI_STORE_DATA_IMM
@ -56,7 +57,9 @@ store_dword_loop(void)
int cmd, i, val = 0;
uint32_t *buf;
cmd = MI_STORE_DWORD_IMM | MI_MEM_VIRTUAL;
cmd = MI_STORE_DWORD_IMM;
if (!has_ppgtt)
cmd |= MI_MEM_VIRTUAL;
for (i = 0; i < 0x100000; i++) {
BEGIN_BATCH(4);
@ -105,6 +108,8 @@ int main(int argc, char **argv)
fd = drm_open_any();
devid = intel_get_drm_devid(fd);
has_ppgtt = gem_uses_aliasing_ppgtt(fd);
if (IS_GEN2(devid) || IS_GEN3(devid) || IS_GEN4(devid) || IS_GEN5(devid)) {
fprintf(stderr, "MI_STORE_DATA can only use GTT address on gen4+/g33 and "
@ -112,8 +117,11 @@ int main(int argc, char **argv)
return 77;
}
/* This supposedly only works with ppgtt */
return 77;
/* This only works with ppgtt */
if (!has_ppgtt) {
fprintf(stderr, "no ppgtt detected, which is required\n");
return 77;
}
bufmgr = drm_intel_bufmgr_gem_init(fd, 4096);
if (!bufmgr) {

20
tests/gem_storedw_loop_bsd.c
View File

@ -45,6 +45,7 @@
static drm_intel_bufmgr *bufmgr;
struct intel_batchbuffer *batch;
static drm_intel_bo *target_buffer;
static int has_ppgtt = 0;
/*
* Testcase: Basic bsd MI check using MI_STORE_DATA_IMM
@ -56,7 +57,9 @@ store_dword_loop(void)
int cmd, i, val = 0;
uint32_t *buf;
cmd = MI_STORE_DWORD_IMM | MI_MEM_VIRTUAL;
cmd = MI_STORE_DWORD_IMM;
if (!has_ppgtt)
cmd |= MI_MEM_VIRTUAL;
for (i = 0; i < 0x100000; i++) {
BEGIN_BATCH(4);
@ -105,6 +108,8 @@ int main(int argc, char **argv)
fd = drm_open_any();
devid = intel_get_drm_devid(fd);
has_ppgtt = gem_uses_aliasing_ppgtt(fd);
if (IS_GEN2(devid) || IS_GEN3(devid) || IS_GEN4(devid) || IS_GEN5(devid)) {
fprintf(stderr, "MI_STORE_DATA can only use GTT address on gen4+/g33 and "
@ -112,8 +117,17 @@ int main(int argc, char **argv)
return 77;
}
/* This supposedly only works with ppgtt */
return 77;
if (IS_GEN6(devid)) {
fprintf(stderr, "MI_STORE_DATA broken on gen6 bsd\n");
return 77;
}
/* This only works with ppgtt */
if (!has_ppgtt) {
fprintf(stderr, "no ppgtt detected, which is required\n");
return 77;
}
bufmgr = drm_intel_bufmgr_gem_init(fd, 4096);
if (!bufmgr) {

7
tests/gem_storedw_loop_render.c
View File

@ -45,6 +45,7 @@
static drm_intel_bufmgr *bufmgr;
struct intel_batchbuffer *batch;
static drm_intel_bo *target_buffer;
static int has_ppgtt = 0;
/*
* Testcase: Basic render MI check using MI_STORE_DATA_IMM
@ -56,7 +57,9 @@ store_dword_loop(void)
int cmd, i, val = 0;
uint32_t *buf;
cmd = MI_STORE_DWORD_IMM | MI_MEM_VIRTUAL;
cmd = MI_STORE_DWORD_IMM;
if (!has_ppgtt)
cmd |= MI_MEM_VIRTUAL;
for (i = 0; i < 0x100000; i++) {
BEGIN_BATCH(4);
@ -105,6 +108,8 @@ int main(int argc, char **argv)
fd = drm_open_any();
devid = intel_get_drm_devid(fd);
has_ppgtt = gem_uses_aliasing_ppgtt(fd);
if (IS_GEN2(devid) || IS_GEN3(devid) || IS_GEN4(devid) || IS_GEN5(devid)) {
fprintf(stderr, "MI_STORE_DATA can only use GTT address on gen4+/g33 and "