flywithu/ntel-gpu-tools
1
0
Fork 0
mirror of https://github.com/tiagovignatti/intel-gpu-tools.git synced 2025-06-07 16:06:25 +00:00
Code Issues Releases Wiki Activity

assembler/bdw: Support some basic gen8 intructions

Browse Source 
We should now support alu2 intructions with direct register addressing.

Signed-off-by: Damien Lespiau <damien.lespiau@intel.com>
Signed-off-by: Ben Widawsky <ben@bwidawsk.net>
This commit is contained in:
Damien Lespiau 2013-01-31 02:16:08 +00:00 committed by Ben Widawsky
parent c3b36592af
commit af4d37de38
2 changed files with 60 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
assembler/gen4asm.h
View File

@ -36,6 +36,7 @@
#include "brw_reg.h"
#include "brw_defines.h"
#include "brw_structs.h"
#include "gen8_instruction.h"
extern long int gen_level;
extern int advanced_flag;
@ -131,6 +132,8 @@ typedef struct {
enum assembler_instruction_type {
GEN4ASM_INSTRUCTION_GEN,
GEN4ASM_INSTRUCTION_GEN_RELOCATABLE,
GEN4ASM_INSTRUCTION_GEN8,
GEN4ASM_INSTRUCTION_GEN8_RELOCATABLE,
GEN4ASM_INSTRUCTION_LABEL,
};
@ -152,6 +155,7 @@ struct brw_program_instruction {
unsigned inst_offset;
union {
struct brw_instruction gen;
struct gen8_instruction gen8;
struct label_instruction label;
} insn;
struct relocation reloc;

48
assembler/gram.y
View File

@ -34,6 +34,7 @@
#include <assert.h>
#include "gen4asm.h"
#include "brw_eu.h"
#include "gen8_instruction.h"
#define DEFAULT_EXECSIZE (ffs(program_defaults.execute_size) - 1)
#define DEFAULT_DSTREGION -1
@ -41,6 +42,7 @@
#define SWIZZLE(reg) (reg.dw1.bits.swizzle)
#define GEN(i) (&(i)->insn.gen)
#define GEN8(i) (&(i)->insn.gen8)
#define YYLTYPE YYLTYPE
typedef struct YYLTYPE
@ -2793,6 +2795,9 @@ static int get_type_size(unsigned type)
static void reset_instruction_src_region(struct brw_instruction *instr,
struct src_operand *src)
{
if (IS_GENp(8))
return;
if (!src->default_region)
return;
@ -2862,6 +2867,9 @@ static void reset_instruction_src_region(struct brw_instruction *instr,
static void set_instruction_opcode(struct brw_program_instruction *instr,
unsigned opcode)
{
if (IS_GENp(8))
gen8_set_opcode(GEN8(instr), opcode);
else
GEN(instr)->header.opcode = opcode;
}
@ -2878,7 +2886,12 @@ static int set_instruction_dest(struct brw_program_instruction *instr,
* elements. */
resolve_subnr(dest);
if (IS_GENp(8)) {
gen8_set_exec_size(GEN8(instr), dest->width);
gen8_set_dst(GEN8(instr), *dest);
} else {
brw_set_dest(&genasm_compile, GEN(instr), *dest);
}
return 0;
}
@ -2899,6 +2912,9 @@ static int set_instruction_src0(struct brw_program_instruction *instr,
* elements. */
resolve_subnr(&src->reg);
if (IS_GENp(8))
gen8_set_src0(GEN8(instr), src->reg);
else
brw_set_src0(&genasm_compile, GEN(instr), src->reg);
return 0;
@ -2920,6 +2936,9 @@ static int set_instruction_src1(struct brw_program_instruction *instr,
* elements. */
resolve_subnr(&src->reg);
if (IS_GENp(8))
gen8_set_src1(GEN8(instr), src->reg);
else
brw_set_src1(&genasm_compile, GEN(instr), src->reg);
return 0;
@ -2975,12 +2994,24 @@ static int set_instruction_src2_three_src(struct brw_program_instruction *instr,
static void set_instruction_saturate(struct brw_program_instruction *instr,
int saturate)
{
if (IS_GENp(8))
gen8_set_saturate(GEN8(instr), saturate);
else
GEN(instr)->header.saturate = saturate;
}
static void set_instruction_options(struct brw_program_instruction *instr,
struct options options)
{
if (IS_GENp(8)) {
gen8_set_access_mode(GEN8(instr), options.access_mode);
gen8_set_thread_control(GEN8(instr), options.thread_control);
gen8_set_dep_control(GEN8(instr), options.dependency_control);
gen8_set_mask_control(GEN8(instr), options.mask_control);
gen8_set_debug_control(GEN8(instr), options.debug_control);
gen8_set_acc_wr_control(GEN8(instr), options.acc_wr_control);
gen8_set_eot(GEN8(instr), options.end_of_thread);
} else {
GEN(instr)->header.access_mode = options.access_mode;
GEN(instr)->header.compression_control = options.compression_control;
GEN(instr)->header.thread_control = options.thread_control;
@ -2989,15 +3020,23 @@ static void set_instruction_options(struct brw_program_instruction *instr,
GEN(instr)->header.debug_control = options.debug_control;
GEN(instr)->header.acc_wr_control = options.acc_wr_control;
GEN(instr)->bits3.generic.end_of_thread = options.end_of_thread;
}
}
static void set_instruction_predicate(struct brw_program_instruction *instr,
struct predicate *p)
{
if (IS_GENp(8)) {
gen8_set_pred_control(GEN8(instr), p->pred_control);
gen8_set_pred_inv(GEN8(instr), p->pred_inverse);
gen8_set_flag_reg_nr(GEN8(instr), p->flag_reg_nr);
gen8_set_flag_subreg_nr(GEN8(instr), p->flag_subreg_nr);
} else {
GEN(instr)->header.predicate_control = p->pred_control;
GEN(instr)->header.predicate_inverse = p->pred_inverse;
GEN(instr)->bits2.da1.flag_reg_nr = p->flag_reg_nr;
GEN(instr)->bits2.da1.flag_subreg_nr = p->flag_subreg_nr;
}
}
static void set_instruction_pred_cond(struct brw_program_instruction *instr,
@ -3006,6 +3045,10 @@ static void set_instruction_pred_cond(struct brw_program_instruction *instr,
YYLTYPE *location)
{
set_instruction_predicate(instr, p);
if (IS_GENp(8))
gen8_set_cond_modifier(GEN8(instr), c->cond);
else
GEN(instr)->header.destreg__conditionalmod = c->cond;
if (c->flag_subreg_nr == -1)
@ -3019,8 +3062,13 @@ static void set_instruction_pred_cond(struct brw_program_instruction *instr,
"prediction and conditional modifier are enabled\n");
}
if (IS_GENp(8)) {
gen8_set_flag_reg_nr(GEN8(instr), c->flag_reg_nr);
gen8_set_flag_subreg_nr(GEN8(instr), c->flag_subreg_nr);
} else {
GEN(instr)->bits2.da1.flag_reg_nr = c->flag_reg_nr;
GEN(instr)->bits2.da1.flag_subreg_nr = c->flag_subreg_nr;
}
}
static void set_direct_dst_operand(struct brw_reg *dst, struct brw_reg *reg,