flywithu/ntel-gpu-tools
1
0
Fork 0
mirror of https://github.com/tiagovignatti/intel-gpu-tools.git synced 2025-06-11 01:46:14 +00:00
Code Issues Releases Wiki Activity

lib: Allow 32bit addresses for IOSF-SB registers

Browse Source 
Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
This commit is contained in:
Ville Syrjälä 2015-03-16 13:36:50 +02:00
parent 0a3ef582da
commit ac28ecefe0
2 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
lib/intel_io.h
View File

@ -53,10 +53,10 @@ void intel_flisdsi_reg_write(uint32_t reg, uint32_t val);
uint32_t intel_iosf_sb_read(uint32_t port, uint32_t reg); uint32_t intel_iosf_sb_read(uint32_t port, uint32_t reg);
void intel_iosf_sb_write(uint32_t port, uint32_t reg, uint32_t val); void intel_iosf_sb_write(uint32_t port, uint32_t reg, uint32_t val);
int intel_punit_read(uint8_t addr, uint32_t *val); int intel_punit_read(uint32_t addr, uint32_t *val);
int intel_punit_write(uint8_t addr, uint32_t val); int intel_punit_write(uint32_t addr, uint32_t val);
int intel_nc_read(uint8_t addr, uint32_t *val); int intel_nc_read(uint32_t addr, uint32_t *val);
int intel_nc_write(uint8_t addr, uint32_t val); int intel_nc_write(uint32_t addr, uint32_t val);
/* register maps from intel_reg_map.c */ /* register maps from intel_reg_map.c */
#ifndef __GTK_DOC_IGNORE__ #ifndef __GTK_DOC_IGNORE__

8
lib/intel_iosf.c
View File

@ -73,7 +73,7 @@ static int vlv_sideband_rw(uint32_t port, uint8_t opcode, uint32_t addr,
* Returns: * Returns:
* 0 when the register access succeeded, negative errno code on failure. * 0 when the register access succeeded, negative errno code on failure.
*/ */
int intel_punit_read(uint8_t addr, uint32_t *val) int intel_punit_read(uint32_t addr, uint32_t *val)
{ {
return vlv_sideband_rw(IOSF_PORT_PUNIT, SB_CRRDDA_NP, addr, val); return vlv_sideband_rw(IOSF_PORT_PUNIT, SB_CRRDDA_NP, addr, val);
} }
@ -88,7 +88,7 @@ int intel_punit_read(uint8_t addr, uint32_t *val)
* Returns: * Returns:
* 0 when the register access succeeded, negative errno code on failure. * 0 when the register access succeeded, negative errno code on failure.
*/ */
int intel_punit_write(uint8_t addr, uint32_t val) int intel_punit_write(uint32_t addr, uint32_t val)
{ {
return vlv_sideband_rw(IOSF_PORT_PUNIT, SB_CRWRDA_NP, addr, &val); return vlv_sideband_rw(IOSF_PORT_PUNIT, SB_CRWRDA_NP, addr, &val);
} }
@ -103,7 +103,7 @@ int intel_punit_write(uint8_t addr, uint32_t val)
* Returns: * Returns:
* 0 when the register access succeeded, negative errno code on failure. * 0 when the register access succeeded, negative errno code on failure.
*/ */
int intel_nc_read(uint8_t addr, uint32_t *val) int intel_nc_read(uint32_t addr, uint32_t *val)
{ {
return vlv_sideband_rw(IOSF_PORT_NC, SB_CRRDDA_NP, addr, val); return vlv_sideband_rw(IOSF_PORT_NC, SB_CRRDDA_NP, addr, val);
} }
@ -118,7 +118,7 @@ int intel_nc_read(uint8_t addr, uint32_t *val)
* Returns: * Returns:
* 0 when the register access succeeded, negative errno code on failure. * 0 when the register access succeeded, negative errno code on failure.
*/ */
int intel_nc_write(uint8_t addr, uint32_t val) int intel_nc_write(uint32_t addr, uint32_t val)
{ {
return vlv_sideband_rw(IOSF_PORT_NC, SB_CRWRDA_NP, addr, &val); return vlv_sideband_rw(IOSF_PORT_NC, SB_CRWRDA_NP, addr, &val);
} }