flywithu/ntel-gpu-tools
1
0
Fork 0
mirror of https://github.com/tiagovignatti/intel-gpu-tools.git synced 2025-06-10 17:36:11 +00:00
Code Issues Releases Wiki Activity

pciid/bdw: Add Broadwell PCI ids

Browse Source 
Signed-off-by: Ben Widawsky <ben@bwidawsk.net>
This commit is contained in:
Ben Widawsky 2012-12-03 11:36:46 -08:00 committed by Ben Widawsky
parent f20ac4c8a1
commit a8221a53ec
1 changed files with 28 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

33
lib/intel_chipset.h
View File

@ -148,6 +148,12 @@
#define PCI_CHIP_HASWELL_CRW_E_GT1 0x0D0E /* Reserved */ #define PCI_CHIP_HASWELL_CRW_E_GT1 0x0D0E /* Reserved */
#define PCI_CHIP_HASWELL_CRW_E_GT2 0x0D1E #define PCI_CHIP_HASWELL_CRW_E_GT2 0x0D1E
#define PCI_CHIP_HASWELL_CRW_E_GT3 0x0D2E #define PCI_CHIP_HASWELL_CRW_E_GT3 0x0D2E
#define BDW_SPARE 0x2
#define BDW_ULT 0x6
#define BDW_HALO 0xb
#define BDW_SERVER 0xa
#define BDW_WORKSTATION 0xd
#define BDW_ULX 0xe
#define PCI_CHIP_VALLEYVIEW_PO 0x0f30 /* VLV PO board */ #define PCI_CHIP_VALLEYVIEW_PO 0x0f30 /* VLV PO board */
#define PCI_CHIP_VALLEYVIEW_1 0x0f31 #define PCI_CHIP_VALLEYVIEW_1 0x0f31
@ -296,10 +302,23 @@
IS_HSW_GT2(devid) || \ IS_HSW_GT2(devid) || \
IS_HSW_GT3(devid)) IS_HSW_GT3(devid))
#define IS_BROADWELL(devid) ((((devid) & 0xff00) != 0x1600) ? 0 : \
((((devid) & 0x00f0) >> 4) > 3) ? 0 : \
(((devid) & 0x000f) == BDW_SPARE) ? 1 : \
(((devid) & 0x000f) == BDW_ULT) ? 1 : \
(((devid) & 0x000f) == BDW_HALO) ? 1 : \
(((devid) & 0x000f) == BDW_SERVER) ? 1 : \
(((devid) & 0x000f) == BDW_WORKSTATION) ? 1 : \
(((devid) & 0x000f) == BDW_ULX) ? 1 : 0)
#define IS_GEN8(devid) IS_BROADWELL(devid)
#define IS_965(devid) (IS_GEN4(devid) || \ #define IS_965(devid) (IS_GEN4(devid) || \
IS_GEN5(devid) || \ IS_GEN5(devid) || \
IS_GEN6(devid) || \ IS_GEN6(devid) || \
IS_GEN7(devid)) IS_GEN7(devid) || \
IS_GEN8(devid))
#define IS_9XX(devid) (IS_GEN3(devid) || \ #define IS_9XX(devid) (IS_GEN3(devid) || \
IS_GEN4(devid) || \ IS_GEN4(devid) || \
@ -312,18 +331,22 @@
IS_GEN4(devid) || \ IS_GEN4(devid) || \
IS_GEN5(devid) || \ IS_GEN5(devid) || \
IS_GEN6(devid) || \ IS_GEN6(devid) || \
IS_GEN7(devid)) IS_GEN7(devid) || \
IS_GEN8(devid))
#define HAS_PCH_SPLIT(devid) (IS_GEN5(devid) || \ #define HAS_PCH_SPLIT(devid) (IS_GEN5(devid) || \
IS_GEN6(devid) || \ IS_GEN6(devid) || \
IS_IVYBRIDGE(devid) || IS_HASWELL(devid)) IS_IVYBRIDGE(devid) || IS_HASWELL(devid) || \
IS_GEN8(devid))
#define HAS_BLT_RING(devid) (IS_GEN6(devid) || \ #define HAS_BLT_RING(devid) (IS_GEN6(devid) || \
IS_GEN7(devid)) IS_GEN7(devid) || \
IS_GEN8(devid))
#define HAS_BSD_RING(devid) (IS_GEN5(devid) || \ #define HAS_BSD_RING(devid) (IS_GEN5(devid) || \
IS_GEN6(devid) || \ IS_GEN6(devid) || \
IS_GEN7(devid)) IS_GEN7(devid) || \
IS_GEN8(devid))
#define IS_BROADWATER(devid) ((devid) == PCI_CHIP_I946_GZ || \ #define IS_BROADWATER(devid) ((devid) == PCI_CHIP_I946_GZ || \
(devid) == PCI_CHIP_I965_G_1 || \ (devid) == PCI_CHIP_I965_G_1 || \