mirror of
https://github.com/tiagovignatti/intel-gpu-tools.git
synced 2025-06-10 09:26:10 +00:00
lib: make igt_pipe_crc_start never fail
It's what callers expect - pipe_crc_new is the function where we pass a potential failure back to callers. Reviewed-by: Damien Lespiau <damien.lespiau@intel.com> Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
This commit is contained in:
parent
c1b7e722da
commit
a4d3a6c013
@ -269,12 +269,11 @@ void igt_pipe_crc_free(igt_pipe_crc_t *pipe_crc)
|
||||
free(pipe_crc);
|
||||
}
|
||||
|
||||
bool igt_pipe_crc_start(igt_pipe_crc_t *pipe_crc)
|
||||
void igt_pipe_crc_start(igt_pipe_crc_t *pipe_crc)
|
||||
{
|
||||
igt_crc_t *crcs = NULL;
|
||||
|
||||
if (!igt_pipe_crc_do_start(pipe_crc))
|
||||
return false;
|
||||
igt_assert(igt_pipe_crc_do_start(pipe_crc));
|
||||
|
||||
/*
|
||||
* For some no yet identified reason, the first CRC is bonkers. So
|
||||
@ -282,8 +281,6 @@ bool igt_pipe_crc_start(igt_pipe_crc_t *pipe_crc)
|
||||
*/
|
||||
igt_pipe_crc_get_crcs(pipe_crc, 1, &crcs);
|
||||
free(crcs);
|
||||
|
||||
return true;
|
||||
}
|
||||
|
||||
void igt_pipe_crc_stop(igt_pipe_crc_t *pipe_crc)
|
||||
|
@ -75,7 +75,7 @@ igt_pipe_crc_t *
|
||||
igt_pipe_crc_new(igt_debugfs_t *debugfs, int drm_fd, enum pipe pipe,
|
||||
enum intel_pipe_crc_source source);
|
||||
void igt_pipe_crc_free(igt_pipe_crc_t *pipe_crc);
|
||||
bool igt_pipe_crc_start(igt_pipe_crc_t *pipe_crc);
|
||||
void igt_pipe_crc_start(igt_pipe_crc_t *pipe_crc);
|
||||
void igt_pipe_crc_stop(igt_pipe_crc_t *pipe_crc);
|
||||
void igt_pipe_crc_get_crcs(igt_pipe_crc_t *pipe_crc, int n_crcs,
|
||||
igt_crc_t **out_crcs);
|
||||
|
@ -180,7 +180,7 @@ static void test_read_crc(data_t *data, int pipe, unsigned flags)
|
||||
continue;
|
||||
valid_connectors++;
|
||||
|
||||
igt_assert(igt_pipe_crc_start(pipe_crc));
|
||||
igt_pipe_crc_start(pipe_crc);
|
||||
|
||||
/* wait for 3 vblanks and the corresponding 3 CRCs */
|
||||
igt_pipe_crc_get_crcs(pipe_crc, 3, &crcs);
|
||||
|
Loading…
x
Reference in New Issue
Block a user