mirror of
https://github.com/tiagovignatti/intel-gpu-tools.git
synced 2025-06-12 10:26:12 +00:00
Fix translation of message registers.
This commit is contained in:
parent
90aea51983
commit
a34d1e0d8c
@ -267,7 +267,11 @@ dstreg: directgenreg
|
|||||||
$$.bits1.da1.dest_subreg_nr = $1.subreg_nr;
|
$$.bits1.da1.dest_subreg_nr = $1.subreg_nr;
|
||||||
}
|
}
|
||||||
| directmsgreg
|
| directmsgreg
|
||||||
|
{
|
||||||
|
$$.bits1.da1.dest_reg_file = $1.reg_file;
|
||||||
|
$$.bits1.da1.dest_reg_nr = $1.reg_nr;
|
||||||
|
$$.bits1.da1.dest_subreg_nr = $1.subreg_nr;
|
||||||
|
}
|
||||||
;
|
;
|
||||||
|
|
||||||
/* 1.4.3: Source register */
|
/* 1.4.3: Source register */
|
||||||
@ -371,7 +375,7 @@ directmsgreg: MSGREG INTEGER subregnum
|
|||||||
/* Returns an instruction with just the destination register
|
/* Returns an instruction with just the destination register
|
||||||
* fields filled in.
|
* fields filled in.
|
||||||
*/
|
*/
|
||||||
$$.reg_file = BRW_GENERAL_REGISTER_FILE;
|
$$.reg_file = BRW_MESSAGE_REGISTER_FILE;
|
||||||
$$.reg_nr = $2;
|
$$.reg_nr = $2;
|
||||||
$$.subreg_nr = $3;
|
$$.subreg_nr = $3;
|
||||||
}
|
}
|
||||||
|
Loading…
x
Reference in New Issue
Block a user