flywithu/ntel-gpu-tools
1
0
Fork 0
mirror of https://github.com/tiagovignatti/intel-gpu-tools.git synced 2026-08-19 04:13:01 +00:00
Code Issues Releases Wiki Activity

assembler: Rename dp_gen7 to gen7_dp and sync it with Mesa's

Browse Source 
The purpose of this commit is to synchronize opcode definitions across
the gen4asm assembler and mesa.

I had to drop how mesa splits msg_control as the current assembly
language gives access the the whole msg_control field.

Recompiling the xorg and the intel driver of libva shaders doesn't show
any difference in the assembly created.

Signed-off-by: Damien Lespiau <damien.lespiau@intel.com>
This commit is contained in:
Damien Lespiau
2013-01-15 18:47:05 +00:00
parent 1f1ad59746
commit 8fa561d4bb
2 changed files with 33 additions and 24 deletions
Download Patch File Download Diff File Expand all files Collapse all files
assembler/brw_structs.h
+20 -11
View File
@@ -1536,17 +1536,26 @@ struct brw_instruction
GLuint end_of_thread:1;
} gen6_dp;
struct {
GLuint binding_table_index:8;
GLuint msg_control:6;
GLuint msg_type:4;
GLuint category:1;
GLuint header_present:1;
GLuint response_length:5;
GLuint msg_length:4;
GLuint pad1:2;
GLuint end_of_thread:1;
} dp_gen7;
/**
* Message for any of the Gen7 Data Port caches.
*
* Most fields are defined in BSpec volume 5c.2 Data Port / Messages /
* Data Port Messages / Message Descriptor. Once again, "Slot Group
* Select" and "Last Render Target" are part of the 6-bit message
* control for Render Target Writes.
*/
struct {
GLuint binding_table_index:8;
GLuint msg_control:6;
GLuint msg_type:4;
GLuint category:1;
GLuint header_present:1;
GLuint response_length:5;
GLuint msg_length:4;
GLuint pad2:2;
GLuint end_of_thread:1;
} gen7_dp;
/** @} */
struct {
GLuint opcode:1;