flywithu/ntel-gpu-tools
1
0
Fork 0
mirror of https://github.com/tiagovignatti/intel-gpu-tools.git synced 2026-08-20 21:02:59 +00:00
Code Issues Releases Wiki Activity

igt: More MI_STORE_DWORD fixes for gen5

Browse Source 
A few other tests I have updated recently to use MI_STORE_DWORD also need
the magic bit for gen4/5.

Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
This commit is contained in:
Chris Wilson
2016-01-28 16:21:17 +00:00
parent 3ec8b1d28e
commit 89f81e0396
3 changed files with 15 additions and 17 deletions
Download Patch File Download Diff File Expand all files Collapse all files
tests/gem_cs_prefetch.c
+2 -3
View File
@@ -62,7 +62,7 @@ static void setup(int fd, int gen, struct shadow *shadow)
shadow->handle = gem_create(fd, 4096);
i = 0;
buf[i++] = MI_STORE_DWORD_IMM;
buf[i++] = MI_STORE_DWORD_IMM | (gen < 6 ? 1 << 22 : 0);
if (gen >= 8) {
buf[i++] = BATCH_SIZE - sizeof(uint32_t);
buf[i++] = 0;
@@ -71,7 +71,6 @@ static void setup(int fd, int gen, struct shadow *shadow)
buf[i++] = BATCH_SIZE - sizeof(uint32_t);
} else {
buf[i-1]--;
buf[i-1] |= 1 << 22;
buf[i++] = BATCH_SIZE - sizeof(uint32_t);
}
buf[i++] = MI_BATCH_BUFFER_END;
@@ -125,7 +124,7 @@ static void test_ring(unsigned ring)
memset(&execbuf, 0, sizeof(execbuf));
execbuf.buffers_ptr = (uintptr_t)obj;
execbuf.flags = ring;
if (gen < 4)
if (gen < 6)
execbuf.flags |= I915_EXEC_SECURE;
for (i = 0; i < count; i++) {