flywithu/ntel-gpu-tools
1
0
Fork 0
mirror of https://github.com/tiagovignatti/intel-gpu-tools.git synced 2025-06-11 01:46:14 +00:00
Code Issues Releases Wiki Activity

drm_vma_limiter_cached: Missed gen8 BLT updates

Browse Source 
Signed-off-by: Ben Widawsky <ben@bwidawsk.net>
This commit is contained in:
Ben Widawsky 2013-12-05 14:34:35 -08:00
parent 672911d714
commit 846a0f01b0
1 changed files with 2 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
tests/drm_vma_limiter_cached.c
View File

@ -111,15 +111,13 @@ int main(int argc, char **argv)
drm_intel_gem_bo_unmap_gtt(bo[j]); drm_intel_gem_bo_unmap_gtt(bo[j]);
/* put it onto the active list ... */ /* put it onto the active list ... */
BEGIN_BATCH(6); COLOR_BLIT_COPY_BATCH_START(intel_get_drm_devid(fd), 0);
OUT_BATCH(XY_COLOR_BLT_CMD |
XY_COLOR_BLT_WRITE_ALPHA |
XY_COLOR_BLT_WRITE_RGB);
OUT_BATCH((3 << 24) | /* 32 bits */ OUT_BATCH((3 << 24) | /* 32 bits */
128); 128);
OUT_BATCH(0); /* dst x1,y1 */ OUT_BATCH(0); /* dst x1,y1 */
OUT_BATCH((1 << 16) | 1); OUT_BATCH((1 << 16) | 1);
OUT_RELOC(bo[j], I915_GEM_DOMAIN_RENDER, I915_GEM_DOMAIN_RENDER, 0); OUT_RELOC(bo[j], I915_GEM_DOMAIN_RENDER, I915_GEM_DOMAIN_RENDER, 0);
BLIT_RELOC_UDW(intel_get_drm_devid(fd));
OUT_BATCH(0xffffffff); /* color */ OUT_BATCH(0xffffffff); /* color */
ADVANCE_BATCH(); ADVANCE_BATCH();
} }