mirror of
https://github.com/tiagovignatti/intel-gpu-tools.git
synced 2025-06-26 17:26:14 +00:00
intel_reg_dumper: debug SDEISR on Haswell
Signed-off-by: Paulo Zanoni <paulo.r.zanoni@intel.com>
This commit is contained in:
parent
1043b22bb0
commit
7253eb4e4f
@ -1795,6 +1795,19 @@ DEBUGSTRING(hsw_debug_wm_pipe)
|
|||||||
sprite, cursor);
|
sprite, cursor);
|
||||||
}
|
}
|
||||||
|
|
||||||
|
DEBUGSTRING(hsw_debug_sinterrupt)
|
||||||
|
{
|
||||||
|
int portd, portc, portb, crt;
|
||||||
|
|
||||||
|
portd = (val >> 23) & 1;
|
||||||
|
portc = (val >> 22) & 1;
|
||||||
|
portb = (val >> 21) & 1;
|
||||||
|
crt = (val >> 19) & 1;
|
||||||
|
|
||||||
|
snprintf(result, len, "port d:%d, port c:%d, port b:%d, crt:%d",
|
||||||
|
portd, portc, portb, crt);
|
||||||
|
}
|
||||||
|
|
||||||
static struct reg_debug ironlake_debug_regs[] = {
|
static struct reg_debug ironlake_debug_regs[] = {
|
||||||
DEFINEREG(PGETBL_CTL),
|
DEFINEREG(PGETBL_CTL),
|
||||||
DEFINEREG(GEN6_INSTDONE_1),
|
DEFINEREG(GEN6_INSTDONE_1),
|
||||||
@ -2253,6 +2266,8 @@ static struct reg_debug haswell_debug_regs[] = {
|
|||||||
|
|
||||||
DEFINEREG(PIXCLK_GATE),
|
DEFINEREG(PIXCLK_GATE),
|
||||||
|
|
||||||
|
DEFINEREG2(SDEISR, hsw_debug_sinterrupt),
|
||||||
|
|
||||||
DEFINEREG(RC6_RESIDENCY_TIME),
|
DEFINEREG(RC6_RESIDENCY_TIME),
|
||||||
};
|
};
|
||||||
|
|
||||||
|
Loading…
x
Reference in New Issue
Block a user