mirror of
https://github.com/tiagovignatti/intel-gpu-tools.git
synced 2026-08-21 13:23:02 +00:00
tests: basic ring<->cpu and ring<->ring tests
Using a dummy reloc that doesn't matter to trick the kernel into synchroizing the rings. v2: properly apply MI_NOOP workaround to MI_FLUSH_DW and switch to MI_COND_BATCH_BUFFER_END as a dummy command on the render ring to avoid PIPE_CONTROL errata. v3: somebody clever decided that in C, you cound from 1, i.e. I915_EXEC_RENDER == 1. It works now ... Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
This commit is contained in:
@@ -169,6 +169,10 @@
|
||||
#define HAS_BLT_RING(devid) (IS_GEN6(devid) || \
|
||||
IS_GEN7(devid))
|
||||
|
||||
#define HAS_BSD_RING(devid) (IS_GEN5(devid) || \
|
||||
IS_GEN6(devid) || \
|
||||
IS_GEN7(devid))
|
||||
|
||||
#define IS_BROADWATER(devid) (devid == PCI_CHIP_I946_GZ || \
|
||||
devid == PCI_CHIP_I965_G_1 || \
|
||||
devid == PCI_CHIP_I965_Q || \
|
||||
|
||||
Reference in New Issue
Block a user