flywithu/ntel-gpu-tools
1
0
Fork 0
mirror of https://github.com/tiagovignatti/intel-gpu-tools.git synced 2025-06-24 08:16:10 +00:00
Code Issues Releases Wiki Activity

Support src ARF operands in another place, and spell it arch instead of acc.

Browse Source
This commit is contained in:
Eric Anholt 2006-08-25 16:50:17 -07:00 committed by Damien Lespiau
parent 2c7876583e
commit 5297b2a7e8
1 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
assembler/gram.y
View File

@ -91,7 +91,7 @@
%type <instruction> binaryaccinstruction triinstruction sendinstruction %type <instruction> binaryaccinstruction triinstruction sendinstruction
%type <instruction> specialinstruction %type <instruction> specialinstruction
%type <instruction> dst dstoperand dstoperandex dstreg %type <instruction> dst dstoperand dstoperandex dstreg
%type <instruction> directsrcaccoperand srcaccoperandex src directsrcoperand %type <instruction> directsrcaccoperand srcarchoperandex src directsrcoperand
%type <instruction> srcimm imm32reg %type <instruction> srcimm imm32reg
%type <instruction> srcacc srcaccimm payload post_dst msgtarget %type <instruction> srcacc srcaccimm payload post_dst msgtarget
%type <instruction> instoptions instoption_list %type <instruction> instoptions instoption_list
@ -107,7 +107,7 @@
%type <direct_gen_reg> directgenreg directmsgreg addrreg accreg flagreg maskreg %type <direct_gen_reg> directgenreg directmsgreg addrreg accreg flagreg maskreg
%type <direct_gen_reg> maskstackreg maskstackdepthreg notifyreg %type <direct_gen_reg> maskstackreg maskstackdepthreg notifyreg
%type <direct_gen_reg> statereg controlreg ipreg nullreg %type <direct_gen_reg> statereg controlreg ipreg nullreg
%type <direct_gen_reg> dstoperandex_typed srcaccoperandex_typed %type <direct_gen_reg> dstoperandex_typed srcarchoperandex_typed
%type <integer> mask_subreg maskstack_subreg maskstackdepth_subreg %type <integer> mask_subreg maskstack_subreg maskstackdepth_subreg
%type <imm32> imm32 %type <imm32> imm32
@ -499,11 +499,11 @@ imm32reg: imm32 srcimmtype
; ;
/* XXX: accreg regtype */ /* XXX: accreg regtype */
directsrcaccoperand: directsrcoperand | srcaccoperandex directsrcaccoperand: directsrcoperand
; ;
/* Returns a source operand in the src0 fields of an instruction. */ /* Returns a source operand in the src0 fields of an instruction. */
srcaccoperandex: srcaccoperandex_typed region regtype srcarchoperandex: srcarchoperandex_typed region regtype
{ {
$$.bits1.da1.src0_reg_file = $1.reg_file; $$.bits1.da1.src0_reg_file = $1.reg_file;
$$.bits1.da1.src0_reg_type = $3; $$.bits1.da1.src0_reg_type = $3;
@ -541,14 +541,13 @@ srcaccoperandex: srcaccoperandex_typed region regtype
} }
; ;
srcaccoperandex_typed: flagreg | addrreg | maskreg srcarchoperandex_typed: flagreg | addrreg | maskreg
; ;
/* XXX: indirectsrcoperand */ /* XXX: indirectsrcoperand */
src: directsrcoperand src: directsrcoperand
; ;
/* XXX: srcaccoperandex */
directsrcoperand: directsrcoperand:
negate abs directgenreg region regtype negate abs directgenreg region regtype
{ {
@ -565,6 +564,7 @@ directsrcoperand:
$$.bits2.da1.src0_negate = $1; $$.bits2.da1.src0_negate = $1;
$$.bits2.da1.src0_abs = $2; $$.bits2.da1.src0_abs = $2;
} }
| srcarchoperandex
; ;
subregnum: DOT INTEGER subregnum: DOT INTEGER