flywithu/ntel-gpu-tools
1
0
Fork 0
mirror of https://github.com/tiagovignatti/intel-gpu-tools.git synced 2025-06-11 01:46:14 +00:00
Code Issues Releases Wiki Activity

tests/bdw: Port storedw_loop_blt to gen8

Browse Source 
The code is from the storedw_loop_render.

v2 (by Ben): Flush on the correct ring

Signed-off-by: Zhao Yakui <yakui.zhao@intel.com>
Signed-off-by: Ben Widawsky <ben@bwidawsk.net>
This commit is contained in:
Zhao Yakui 2013-04-09 09:29:19 +08:00 committed by Ben Widawsky
parent 6a2d5059ff
commit 50a52f3ada
1 changed files with 28 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

40
tests/gem_storedw_loop_blt.c
View File

@ -51,26 +51,42 @@ static int has_ppgtt = 0;
*/ */
static void static void
store_dword_loop(int divider) emit_store_dword_imm(int devid, drm_intel_bo *dest, uint32_t val)
{ {
int cmd, i, val = 0; int cmd;
uint32_t *buf;
printf("running storedw loop on blt with stall every %i batch\n", divider);
cmd = MI_STORE_DWORD_IMM; cmd = MI_STORE_DWORD_IMM;
if (!has_ppgtt) if (!has_ppgtt)
cmd |= MI_MEM_VIRTUAL; cmd |= MI_MEM_VIRTUAL;
for (i = 0; i < SLOW_QUICK(0x100000, 0x10); i++) { if (intel_gen(devid) >= 8) {
BEGIN_BATCH(4);
OUT_BATCH(cmd);
OUT_RELOC(dest, I915_GEM_DOMAIN_INSTRUCTION,
I915_GEM_DOMAIN_INSTRUCTION, 0);
OUT_BATCH(0);
OUT_BATCH(val);
ADVANCE_BATCH();
} else {
BEGIN_BATCH(4); BEGIN_BATCH(4);
OUT_BATCH(cmd); OUT_BATCH(cmd);
OUT_BATCH(0); /* reserved */ OUT_BATCH(0); /* reserved */
OUT_RELOC(target_buffer, I915_GEM_DOMAIN_INSTRUCTION, OUT_RELOC(dest, I915_GEM_DOMAIN_INSTRUCTION,
I915_GEM_DOMAIN_INSTRUCTION, 0); I915_GEM_DOMAIN_INSTRUCTION, 0);
OUT_BATCH(val); OUT_BATCH(val);
ADVANCE_BATCH(); ADVANCE_BATCH();
}
}
static void
store_dword_loop(int devid, int divider)
{
int i, val = 0;
uint32_t *buf;
printf("running storedw loop on render with stall every %i batch\n", divider);
for (i = 0; i < SLOW_QUICK(0x100000, 0x10); i++) {
emit_store_dword_imm(devid, target_buffer, val);
intel_batchbuffer_flush_on_ring(batch, I915_EXEC_BLT); intel_batchbuffer_flush_on_ring(batch, I915_EXEC_BLT);
if (i % divider != 0) if (i % divider != 0)
@ -124,11 +140,11 @@ int main(int argc, char **argv)
target_buffer = drm_intel_bo_alloc(bufmgr, "target bo", 4096, 4096); target_buffer = drm_intel_bo_alloc(bufmgr, "target bo", 4096, 4096);
igt_assert(target_buffer); igt_assert(target_buffer);
store_dword_loop(1); store_dword_loop(devid, 1);
store_dword_loop(2); store_dword_loop(devid, 2);
if (!igt_run_in_simulation()) { if (!igt_run_in_simulation()) {
store_dword_loop(3); store_dword_loop(devid, 3);
store_dword_loop(5); store_dword_loop(devid, 5);
} }
drm_intel_bo_unreference(target_buffer); drm_intel_bo_unreference(target_buffer);