flywithu/ntel-gpu-tools
1
0
Fork 0
mirror of https://github.com/tiagovignatti/intel-gpu-tools.git synced 2025-06-10 17:36:11 +00:00
Code Issues Releases Wiki Activity

SEND uses GRFs instead of MRFs on Ivybridge

Browse Source 
Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
This commit is contained in:
Xiang, Haihao 2011-05-25 14:29:14 +08:00 committed by Damien Lespiau
parent 67d4ed665d
commit 46ffdd5df7
1 changed files with 12 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
assembler/src/gram.y
View File

@ -488,7 +488,12 @@ sendinstruction: predicate SEND execsize exp post_dst payload msgtarget
memset(&src0, 0, sizeof(src0));
src0.address_mode = BRW_ADDRESS_DIRECT;
src0.reg_file = BRW_MESSAGE_REGISTER_FILE;
if (gen_level >= 7)
src0.reg_file = BRW_GENERAL_REGISTER_FILE;
else
src0.reg_file = BRW_MESSAGE_REGISTER_FILE;
src0.reg_type = BRW_REGISTER_TYPE_D;
src0.reg_nr = $4;
src0.subreg_nr = 0;
@ -590,7 +595,12 @@ sendinstruction: predicate SEND execsize exp post_dst payload msgtarget
memset(&src0, 0, sizeof(src0));
src0.address_mode = BRW_ADDRESS_DIRECT;
src0.reg_file = BRW_MESSAGE_REGISTER_FILE;
if (gen_level >= 7)
src0.reg_file = BRW_GENERAL_REGISTER_FILE;
else
src0.reg_file = BRW_MESSAGE_REGISTER_FILE;
src0.reg_type = BRW_REGISTER_TYPE_D;
src0.reg_nr = $5.reg_nr;
src0.subreg_nr = 0;