flywithu/ntel-gpu-tools
1
0
Fork 0
mirror of https://github.com/tiagovignatti/intel-gpu-tools.git synced 2025-06-23 07:46:15 +00:00
Code Issues Releases Wiki Activity

tools/intel_audio_dump: add support for Broxton

Browse Source 
This patch adds support for dumping audio registers of Broxton.

Signed-off-by: Lu, Han <han.lu@intel.com>
Signed-off-by: Thomas Wood <thomas.wood@intel.com>
This commit is contained in:
Lu, Han 2015-06-25 14:39:33 +08:00 committed by Thomas Wood
parent f52e7ec787
commit 3e9726b337
1 changed files with 7 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
tools/intel_audio_dump.c
View File

@ -2200,7 +2200,7 @@ static void dump_hsw_plus(void)
dump_aud_reg(AUD_TCA_EDID_DATA, "Audio EDID Data Block - Transcoder A"); dump_aud_reg(AUD_TCA_EDID_DATA, "Audio EDID Data Block - Transcoder A");
dump_aud_reg(AUD_TCB_EDID_DATA, "Audio EDID Data Block - Transcoder B"); dump_aud_reg(AUD_TCB_EDID_DATA, "Audio EDID Data Block - Transcoder B");
dump_aud_reg(AUD_TCC_EDID_DATA, "Audio EDID Data Block - Transcoder C"); dump_aud_reg(AUD_TCC_EDID_DATA, "Audio EDID Data Block - Transcoder C");
if (IS_SKYLAKE(devid)) if (IS_GEN9(devid))
dump_aud_reg(AUD_FREQ_CNTRL, "Audio BCLK Frequency Control"); dump_aud_reg(AUD_FREQ_CNTRL, "Audio BCLK Frequency Control");
dump_aud_reg(AUD_TCA_INFOFR, "Audio Widget Data Island Packet - Transcoder A"); dump_aud_reg(AUD_TCA_INFOFR, "Audio Widget Data Island Packet - Transcoder A");
dump_aud_reg(AUD_TCB_INFOFR, "Audio Widget Data Island Packet - Transcoder B"); dump_aud_reg(AUD_TCB_INFOFR, "Audio Widget Data Island Packet - Transcoder B");
@ -2232,7 +2232,7 @@ static void dump_hsw_plus(void)
dump_aud_reg(AUD_TCA_M_CTS, "Audio M CTS Read Back Transcoder A"); dump_aud_reg(AUD_TCA_M_CTS, "Audio M CTS Read Back Transcoder A");
dump_aud_reg(AUD_TCB_M_CTS, "Audio M CTS Read Back Transcoder B"); dump_aud_reg(AUD_TCB_M_CTS, "Audio M CTS Read Back Transcoder B");
dump_aud_reg(AUD_TCC_M_CTS, "Audio M CTS Read Back Transcoder C"); dump_aud_reg(AUD_TCC_M_CTS, "Audio M CTS Read Back Transcoder C");
if (IS_SKYLAKE(devid)) { if (IS_GEN9(devid)) {
dump_aud_reg(AUD_HDA_DMA_REG, "Audio HD Audio DMA Control Register"); dump_aud_reg(AUD_HDA_DMA_REG, "Audio HD Audio DMA Control Register");
dump_aud_reg(AUD_HDA_LPIB0_REG, "Audio HD Audio Stream0 Link Position in Buffer"); dump_aud_reg(AUD_HDA_LPIB0_REG, "Audio HD Audio Stream0 Link Position in Buffer");
dump_aud_reg(AUD_HDA_LPIB1_REG, "Audio HD Audio Stream1 Link Position in Buffer"); dump_aud_reg(AUD_HDA_LPIB1_REG, "Audio HD Audio Stream1 Link Position in Buffer");
@ -2331,7 +2331,7 @@ static void dump_hsw_plus(void)
dword = read_aud_reg(AUD_FREQ_CNTRL); dword = read_aud_reg(AUD_FREQ_CNTRL);
printf("AUD_FREQ_CNTRL Audio BCLK Frequency Control: %08x\n", dword); printf("AUD_FREQ_CNTRL Audio BCLK Frequency Control: %08x\n", dword);
if (IS_SKYLAKE(devid)) if (IS_GEN9(devid))
parse_skl_audio_freq_cntrl_reg(dword); parse_skl_audio_freq_cntrl_reg(dword);
} }
@ -2479,11 +2479,12 @@ int main(int argc, char **argv)
if (IS_VALLEYVIEW(devid)) { if (IS_VALLEYVIEW(devid)) {
printf("Valleyview audio registers:\n\n"); printf("Valleyview audio registers:\n\n");
dump_ironlake(); dump_ironlake();
} else if (IS_SKYLAKE(devid) } else if (IS_GEN9(devid)
|| IS_BROADWELL(devid) || IS_HASWELL(devid)) { || IS_BROADWELL(devid) || IS_HASWELL(devid)) {
printf("%s audio registers:\n\n", printf("%s audio registers:\n\n",
IS_SKYLAKE(devid) ? "Skylake" : IS_BROXTON(devid) ? "Broxton" :
(IS_BROADWELL(devid) ? "Broadwell" : "Haswell")); (IS_SKYLAKE(devid) ? "Skylake" :
(IS_BROADWELL(devid) ? "Broadwell" : "Haswell")));
dump_hsw_plus(); dump_hsw_plus();
} else if (IS_GEN6(devid) || IS_GEN7(devid) } else if (IS_GEN6(devid) || IS_GEN7(devid)
|| getenv("HAS_PCH_SPLIT")) { || getenv("HAS_PCH_SPLIT")) {