mirror of
https://github.com/tiagovignatti/intel-gpu-tools.git
synced 2025-06-07 16:06:25 +00:00
overlay: Add Broadwell+ ids from kernel i915_pciids.h
This commit is contained in:
parent
9c15167c61
commit
06aed34d38
@ -191,8 +191,8 @@
|
||||
INTEL_VGA_DEVICE(0x0A06, info), /* ULT GT1 mobile */ \
|
||||
INTEL_VGA_DEVICE(0x0A16, info), /* ULT GT2 mobile */ \
|
||||
INTEL_VGA_DEVICE(0x0A26, info), /* ULT GT3 mobile */ \
|
||||
INTEL_VGA_DEVICE(0x0A0E, info), /* ULT GT1 reserved */ \
|
||||
INTEL_VGA_DEVICE(0x0A1E, info), /* ULT GT2 reserved */ \
|
||||
INTEL_VGA_DEVICE(0x0A0E, info), /* ULX GT1 mobile */ \
|
||||
INTEL_VGA_DEVICE(0x0A1E, info), /* ULX GT2 mobile */ \
|
||||
INTEL_VGA_DEVICE(0x0A2E, info), /* ULT GT3 reserved */ \
|
||||
INTEL_VGA_DEVICE(0x0D06, info), /* CRW GT1 mobile */ \
|
||||
INTEL_VGA_DEVICE(0x0D16, info), /* CRW GT2 mobile */ \
|
||||
@ -208,4 +208,87 @@
|
||||
#define INTEL_VLV_D_IDS(info) \
|
||||
INTEL_VGA_DEVICE(0x0155, info)
|
||||
|
||||
#define INTEL_BDW_GT12M_IDS(info) \
|
||||
INTEL_VGA_DEVICE(0x1602, info), /* GT1 ULT */ \
|
||||
INTEL_VGA_DEVICE(0x1606, info), /* GT1 ULT */ \
|
||||
INTEL_VGA_DEVICE(0x160B, info), /* GT1 Iris */ \
|
||||
INTEL_VGA_DEVICE(0x160E, info), /* GT1 ULX */ \
|
||||
INTEL_VGA_DEVICE(0x1612, info), /* GT2 Halo */ \
|
||||
INTEL_VGA_DEVICE(0x1616, info), /* GT2 ULT */ \
|
||||
INTEL_VGA_DEVICE(0x161B, info), /* GT2 ULT */ \
|
||||
INTEL_VGA_DEVICE(0x161E, info) /* GT2 ULX */
|
||||
|
||||
#define INTEL_BDW_GT12D_IDS(info) \
|
||||
INTEL_VGA_DEVICE(0x160A, info), /* GT1 Server */ \
|
||||
INTEL_VGA_DEVICE(0x160D, info), /* GT1 Workstation */ \
|
||||
INTEL_VGA_DEVICE(0x161A, info), /* GT2 Server */ \
|
||||
INTEL_VGA_DEVICE(0x161D, info) /* GT2 Workstation */
|
||||
|
||||
#define INTEL_BDW_GT3M_IDS(info) \
|
||||
INTEL_VGA_DEVICE(0x1622, info), /* ULT */ \
|
||||
INTEL_VGA_DEVICE(0x1626, info), /* ULT */ \
|
||||
INTEL_VGA_DEVICE(0x162B, info), /* Iris */ \
|
||||
INTEL_VGA_DEVICE(0x162E, info) /* ULX */
|
||||
|
||||
#define INTEL_BDW_GT3D_IDS(info) \
|
||||
INTEL_VGA_DEVICE(0x162A, info), /* Server */ \
|
||||
INTEL_VGA_DEVICE(0x162D, info) /* Workstation */
|
||||
|
||||
#define INTEL_BDW_RSVDM_IDS(info) \
|
||||
INTEL_VGA_DEVICE(0x1632, info), /* ULT */ \
|
||||
INTEL_VGA_DEVICE(0x1636, info), /* ULT */ \
|
||||
INTEL_VGA_DEVICE(0x163B, info), /* Iris */ \
|
||||
INTEL_VGA_DEVICE(0x163E, info) /* ULX */
|
||||
|
||||
#define INTEL_BDW_RSVDD_IDS(info) \
|
||||
INTEL_VGA_DEVICE(0x163A, info), /* Server */ \
|
||||
INTEL_VGA_DEVICE(0x163D, info) /* Workstation */
|
||||
|
||||
#define INTEL_BDW_M_IDS(info) \
|
||||
INTEL_BDW_GT12M_IDS(info), \
|
||||
INTEL_BDW_GT3M_IDS(info), \
|
||||
INTEL_BDW_RSVDM_IDS(info)
|
||||
|
||||
#define INTEL_BDW_D_IDS(info) \
|
||||
INTEL_BDW_GT12D_IDS(info), \
|
||||
INTEL_BDW_GT3D_IDS(info), \
|
||||
INTEL_BDW_RSVDD_IDS(info)
|
||||
|
||||
#define INTEL_CHV_IDS(info) \
|
||||
INTEL_VGA_DEVICE(0x22b0, info), \
|
||||
INTEL_VGA_DEVICE(0x22b1, info), \
|
||||
INTEL_VGA_DEVICE(0x22b2, info), \
|
||||
INTEL_VGA_DEVICE(0x22b3, info)
|
||||
|
||||
#define INTEL_SKL_GT1_IDS(info) \
|
||||
INTEL_VGA_DEVICE(0x1906, info), /* ULT GT1 */ \
|
||||
INTEL_VGA_DEVICE(0x190E, info), /* ULX GT1 */ \
|
||||
INTEL_VGA_DEVICE(0x1902, info), /* DT GT1 */ \
|
||||
INTEL_VGA_DEVICE(0x190B, info), /* Halo GT1 */ \
|
||||
INTEL_VGA_DEVICE(0x190A, info) /* SRV GT1 */
|
||||
|
||||
#define INTEL_SKL_GT2_IDS(info) \
|
||||
INTEL_VGA_DEVICE(0x1916, info), /* ULT GT2 */ \
|
||||
INTEL_VGA_DEVICE(0x1921, info), /* ULT GT2F */ \
|
||||
INTEL_VGA_DEVICE(0x191E, info), /* ULX GT2 */ \
|
||||
INTEL_VGA_DEVICE(0x1912, info), /* DT GT2 */ \
|
||||
INTEL_VGA_DEVICE(0x191B, info), /* Halo GT2 */ \
|
||||
INTEL_VGA_DEVICE(0x191A, info), /* SRV GT2 */ \
|
||||
INTEL_VGA_DEVICE(0x191D, info) /* WKS GT2 */
|
||||
|
||||
#define INTEL_SKL_GT3_IDS(info) \
|
||||
INTEL_VGA_DEVICE(0x1926, info), /* ULT GT3 */ \
|
||||
INTEL_VGA_DEVICE(0x192B, info), /* Halo GT3 */ \
|
||||
INTEL_VGA_DEVICE(0x192A, info) /* SRV GT3 */ \
|
||||
|
||||
#define INTEL_SKL_IDS(info) \
|
||||
INTEL_SKL_GT1_IDS(info), \
|
||||
INTEL_SKL_GT2_IDS(info), \
|
||||
INTEL_SKL_GT3_IDS(info)
|
||||
|
||||
#define INTEL_BXT_IDS(info) \
|
||||
INTEL_VGA_DEVICE(0x0A84, info), \
|
||||
INTEL_VGA_DEVICE(0x1A84, info), \
|
||||
INTEL_VGA_DEVICE(0x5A84, info)
|
||||
|
||||
#endif /* _I915_PCIIDS_H */
|
||||
|
@ -91,6 +91,22 @@ static const struct igfx_info haswell_info = {
|
||||
.gen = 075,
|
||||
};
|
||||
|
||||
static const struct igfx_info broadwell_info = {
|
||||
.gen = 0100,
|
||||
};
|
||||
|
||||
static const struct igfx_info cherryview_info = {
|
||||
.gen = 0101,
|
||||
};
|
||||
|
||||
static const struct igfx_info skylake_info = {
|
||||
.gen = 0110,
|
||||
};
|
||||
|
||||
static const struct igfx_info broxton_info = {
|
||||
.gen = 0111,
|
||||
};
|
||||
|
||||
static const struct pci_id_match match[] = {
|
||||
#if 0
|
||||
INTEL_VGA_DEVICE(PCI_CHIP_I810, &i81x_info),
|
||||
@ -133,6 +149,14 @@ static const struct pci_id_match match[] = {
|
||||
INTEL_VLV_D_IDS(&valleyview_info),
|
||||
INTEL_VLV_M_IDS(&valleyview_info),
|
||||
|
||||
INTEL_BDW_D_IDS(&broadwell_info),
|
||||
INTEL_BDW_M_IDS(&broadwell_info),
|
||||
|
||||
INTEL_CHV_IDS(&cherryview_info),
|
||||
|
||||
INTEL_SKL_IDS(&skylake_info),
|
||||
INTEL_BXT_IDS(&broxton_info),
|
||||
|
||||
INTEL_VGA_DEVICE(PCI_MATCH_ANY, &generic_info),
|
||||
|
||||
{ 0, 0, 0 },
|
||||
|
Loading…
x
Reference in New Issue
Block a user